Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jun 23 18:56:40 2019
| Host         : ucntau-daq running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file ARTY_firmware_wrapper_timing_summary_routed.rpt -rpx ARTY_firmware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ARTY_firmware_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.274        0.000                      0                38850        0.023        0.000                      0                38836        0.187        0.000                       0                 13817  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                    {0.000 16.666}       33.333          30.000          
ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                  {0.000 16.666}       33.333          30.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_out1_ARTY_firmware_clk_wiz_0_0                                                                                                                             {0.000 3.000}        6.000           166.667         
    freq_refclk                                                                                                                                                  {0.000 0.750}        1.500           666.667         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.500}        3.000           333.333         
        iserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
    mem_refclk                                                                                                                                                   {0.000 1.500}        3.000           333.333         
      oserdes_clk                                                                                                                                                {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv                                                                                                                                           {0.000 6.000}        12.000          83.333          
      oserdes_clk_1                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_1                                                                                                                                         {0.000 6.000}        12.000          83.333          
      oserdes_clk_2                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_2                                                                                                                                         {0.000 3.000}        6.000           166.667         
      oserdes_clk_3                                                                                                                                              {0.000 1.500}        3.000           333.333         
        oserdes_clkdiv_3                                                                                                                                         {0.000 3.000}        6.000           166.667         
    pll_clk3_out                                                                                                                                                 {0.000 6.000}        12.000          83.333          
      clk_pll_i                                                                                                                                                  {0.000 6.000}        12.000          83.333          
    pll_clkfbout                                                                                                                                                 {0.000 3.000}        6.000           166.667         
    sync_pulse                                                                                                                                                   {1.312 4.313}        48.000          20.833          
  clk_out2_ARTY_firmware_clk_wiz_0_0                                                                                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_ARTY_firmware_clk_wiz_0_0                                                                                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                         13.791        0.000                      0                  222        0.120        0.000                      0                  222       15.686        0.000                       0                   235  
ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                        9.634        0.000                      0                   46        0.410        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_ARTY_firmware_clk_wiz_0_0                                                                                                                                                                                                                                                                               1.500        0.000                       0                     3  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.187        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 9.974        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    1.333        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               9.957        0.000                      0                   33        0.071        0.000                      0                   33        3.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.841        0.000                      0                    1        0.336        0.000                      0                    1        0.875        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  1.333        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                10.051        0.000                      0                   44        0.090        0.000                      0                   44        3.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                1.333        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                              10.574        0.000                      0                   48        0.094        0.000                      0                   48        3.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    1.423        0.000                      0                    4        0.413        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               4.562        0.000                      0                   36        0.092        0.000                      0                   36        0.850        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    1.439        0.000                      0                    4        0.408        0.000                      0                    4        1.333        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               4.579        0.000                      0                   36        0.086        0.000                      0                   36        0.850        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        2.546        0.000                      0                37991        0.023        0.000                      0                37991        3.850        0.000                       0                 13298  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   4.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.750        0.000                       0                     8  
  clk_out2_ARTY_firmware_clk_wiz_0_0                                                                                                                                   2.585        0.000                      0                  126        0.131        0.000                      0                  126        0.264        0.000                       0                    64  
  clkfbout_ARTY_firmware_clk_wiz_0_0                                                                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk       10.368        0.000                      0                    8       45.283        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk       11.321        0.000                      0                    8       45.004        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       1.274        0.000                      0                    1        0.907        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   2.104        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 2.104        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 2.104        0.000                      0                   15        0.076        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 2.104        0.000                      0                   15        0.095        0.000                      0                   15  
clk_out2_ARTY_firmware_clk_wiz_0_0                                                                                                                         clk_pll_i                                                                                                                                                       18.556        0.000                      0                   12                                                                        
clk_pll_i                                                                                                                                                  clk_out2_ARTY_firmware_clk_wiz_0_0                                                                                                                              14.064        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pll_i          clk_pll_i                9.074        0.000                      0                  140        0.422        0.000                      0                  140  
**default**        clk_pll_i                                   3.316        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.791ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.835ns  (logic 0.707ns (24.940%)  route 2.128ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.285    23.014    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124    23.138 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.138    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.032    36.930    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                         -23.138    
  -------------------------------------------------------------------
                         slack                                 13.791    

Slack (MET) :             13.795ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.830ns  (logic 0.707ns (24.984%)  route 2.123ns (75.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.280    23.009    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124    23.133 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.133    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.031    36.929    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                         -23.133    
  -------------------------------------------------------------------
                         slack                                 13.795    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.860ns  (logic 0.732ns (25.596%)  route 2.128ns (74.404%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.285    23.014    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT5 (Prop_lut5_I0_O)        0.149    23.163 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.163    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.075    36.973    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                         -23.163    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             14.026ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.597ns  (logic 0.707ns (27.226%)  route 1.890ns (72.774%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.047    22.776    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT2 (Prop_lut2_I0_O)        0.124    22.900 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.900    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.029    36.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.927    
                         arrival time                         -22.900    
  -------------------------------------------------------------------
                         slack                                 14.026    

Slack (MET) :             14.030ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.595ns  (logic 0.707ns (27.247%)  route 1.888ns (72.753%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.045    22.774    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.124    22.898 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.898    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.031    36.929    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.929    
                         arrival time                         -22.898    
  -------------------------------------------------------------------
                         slack                                 14.030    

Slack (MET) :             14.048ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.621ns  (logic 0.733ns (27.969%)  route 1.888ns (72.031%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.045    22.774    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.150    22.924 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.924    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X3Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.354    36.933    
                         clock uncertainty           -0.035    36.898    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.075    36.973    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.973    
                         arrival time                         -22.924    
  -------------------------------------------------------------------
                         slack                                 14.048    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.704ns (30.335%)  route 1.617ns (69.665%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.245ns = ( 19.911 - 16.667 ) 
    Source Clock Delay      (SCD):    3.637ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635     3.637    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.456     4.093 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           1.269     5.361    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][4]
    SLICE_X4Y4           LUT6 (Prop_lut6_I1_O)        0.124     5.485 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.158     5.644    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y4           LUT5 (Prop_lut5_I0_O)        0.124     5.768 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.190     5.958    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.517    19.911    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.278    
                         clock uncertainty           -0.035    20.243    
    SLICE_X4Y4           FDRE (Setup_fdre_C_CE)      -0.202    20.041    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.114ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.521ns  (logic 0.707ns (28.050%)  route 1.814ns (71.950%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.577 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.971    22.700    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y7           LUT4 (Prop_lut4_I0_O)        0.124    22.824 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.824    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X4Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.516    36.577    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.367    36.944    
                         clock uncertainty           -0.035    36.909    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.029    36.938    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.938    
                         arrival time                         -22.824    
  -------------------------------------------------------------------
                         slack                                 14.114    

Slack (MET) :             14.132ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.549ns  (logic 0.735ns (28.840%)  route 1.814ns (71.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.244ns = ( 36.577 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.843    21.605    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.124    21.729 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.971    22.700    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X4Y7           LUT5 (Prop_lut5_I0_O)        0.152    22.852 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.852    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X4Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.516    36.577    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X4Y7           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.367    36.944    
                         clock uncertainty           -0.035    36.909    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.075    36.984    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -22.852    
  -------------------------------------------------------------------
                         slack                                 14.132    

Slack (MET) :             14.237ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.401ns  (logic 0.707ns (29.440%)  route 1.694ns (70.560%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.246ns = ( 36.579 - 33.333 ) 
    Source Clock Delay      (SCD):    3.637ns = ( 20.303 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.635    20.303    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y4           FDRE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y4           FDRE (Prop_fdre_C_Q)         0.459    20.762 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.600    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.124    21.724 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.857    22.581    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.124    22.705 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.705    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X5Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         1.518    36.579    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.367    36.946    
                         clock uncertainty           -0.035    36.911    
    SLICE_X5Y2           FDCE (Setup_fdce_C_D)        0.031    36.942    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.942    
                         arrival time                         -22.705    
  -------------------------------------------------------------------
                         slack                                 14.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.591%)  route 0.104ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.595     1.380    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X0Y6           FDPE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.104     1.625    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y6           SRL16E                                       r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.866     1.774    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X2Y6           SRL16E                                       r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.378     1.396    
    SLICE_X2Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.505    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.595     1.380    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y6           FDPE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.156     1.677    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X2Y6           SRL16E                                       r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.866     1.774    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X2Y6           SRL16E                                       r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.378     1.396    
    SLICE_X2Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.511    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.595     1.380    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y6           FDPE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDPE (Prop_fdpe_C_Q)         0.141     1.521 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.116     1.637    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X1Y6           FDPE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.866     1.774    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y6           FDPE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.394     1.380    
    SLICE_X1Y6           FDPE (Hold_fdpe_C_D)         0.075     1.455    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.596     1.381    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X0Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDCE (Prop_fdce_C_Q)         0.141     1.522 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/Q
                         net (fo=3, routed)           0.109     1.631    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][7]
    SLICE_X1Y0           LUT5 (Prop_lut5_I4_O)        0.045     1.676 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[6]_i_1/O
                         net (fo=1, routed)           0.000     1.676    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[6]
    SLICE_X1Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.867     1.775    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X1Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C
                         clock pessimism             -0.381     1.394    
    SLICE_X1Y0           FDCE (Hold_fdce_C_D)         0.091     1.485    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.594     1.379    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y0           FDCE (Prop_fdce_C_Q)         0.141     1.520 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/Q
                         net (fo=7, routed)           0.110     1.630    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]_0[0]
    SLICE_X5Y0           LUT6 (Prop_lut6_I2_O)        0.045     1.675 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.675    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X5Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.865     1.773    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y0           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.381     1.392    
    SLICE_X5Y0           FDCE (Hold_fdce_C_D)         0.092     1.484    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.491%)  route 0.133ns (48.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.559     1.344    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y12         FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.133     1.618    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[19]
    SLICE_X32Y13         FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.827     1.735    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y13         FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.357     1.378    
    SLICE_X32Y13         FDCE (Hold_fdce_C_D)         0.047     1.425    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.575%)  route 0.116ns (38.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.774ns
    Source Clock Delay      (SCD):    1.379ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.594     1.379    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y7           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDCE (Prop_fdce_C_Q)         0.141     1.520 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.116     1.636    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.045     1.681 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.681    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X1Y6           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.866     1.774    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X1Y6           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.378     1.396    
    SLICE_X1Y6           FDCE (Hold_fdce_C_D)         0.091     1.487    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.589%)  route 0.138ns (49.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.593     1.378    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X5Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141     1.519 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.138     1.657    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X4Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.864     1.772    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X4Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                         clock pessimism             -0.381     1.391    
    SLICE_X4Y5           FDCE (Hold_fdce_C_D)         0.070     1.461    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.775ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.596     1.381    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X1Y1           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     1.522 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.121     1.643    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][4]
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.688 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.688    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X0Y1           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.867     1.775    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X0Y1           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.381     1.394    
    SLICE_X0Y1           FDCE (Hold_fdce_C_D)         0.092     1.486    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.593     1.378    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y3           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.542 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.123     1.665    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X6Y4           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=234, routed)         0.864     1.772    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X6Y4           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.378     1.394    
    SLICE_X6Y4           FDCE (Hold_fdce_C_D)         0.064     1.458    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  ARTY_firmware_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X4Y4     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X1Y4     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X0Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y4     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y2     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y2     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y2     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y2     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y2     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y8    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y5     ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y5     ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y1     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y6     ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y5     ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X6Y5     ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y5     ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.634ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.056ns  (logic 0.942ns (18.632%)  route 4.114ns (81.368%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 34.549 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.350    24.735    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y2          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.216    34.549    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y2          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.154    34.703    
                         clock uncertainty           -0.035    34.668    
    SLICE_X28Y2          FDCE (Setup_fdce_C_CE)      -0.298    34.370    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.370    
                         arrival time                         -24.735    
  -------------------------------------------------------------------
                         slack                                  9.634    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.775ns  (logic 0.942ns (19.728%)  route 3.833ns (80.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 34.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    24.454    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.095    34.428    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.154    34.582    
                         clock uncertainty           -0.035    34.546    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.298    34.248    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.248    
                         arrival time                         -24.454    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.775ns  (logic 0.942ns (19.728%)  route 3.833ns (80.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 34.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    24.454    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.095    34.428    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.154    34.582    
                         clock uncertainty           -0.035    34.546    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.298    34.248    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.248    
                         arrival time                         -24.454    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.775ns  (logic 0.942ns (19.728%)  route 3.833ns (80.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 34.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    24.454    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.095    34.428    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.154    34.582    
                         clock uncertainty           -0.035    34.546    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.298    34.248    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.248    
                         arrival time                         -24.454    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.775ns  (logic 0.942ns (19.728%)  route 3.833ns (80.273%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.095ns = ( 34.428 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.069    24.454    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.095    34.428    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y4          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.154    34.582    
                         clock uncertainty           -0.035    34.546    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.298    34.248    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.248    
                         arrival time                         -24.454    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             10.537ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.634ns  (logic 0.942ns (20.326%)  route 3.692ns (79.674%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 35.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.928    24.314    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y3          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.669    35.002    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y3          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.179    35.181    
                         clock uncertainty           -0.035    35.145    
    SLICE_X14Y3          FDCE (Setup_fdce_C_CE)      -0.295    34.850    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.850    
                         arrival time                         -24.314    
  -------------------------------------------------------------------
                         slack                                 10.537    

Slack (MET) :             10.546ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.335ns  (logic 0.942ns (21.728%)  route 3.393ns (78.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 34.712 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.629    24.015    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X12Y3          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.379    34.712    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X12Y3          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.179    34.891    
                         clock uncertainty           -0.035    34.856    
    SLICE_X12Y3          FDCE (Setup_fdce_C_CE)      -0.295    34.561    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.561    
                         arrival time                         -24.015    
  -------------------------------------------------------------------
                         slack                                 10.546    

Slack (MET) :             10.621ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.664ns  (logic 0.942ns (20.196%)  route 3.722ns (79.804%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.786ns = ( 35.119 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.753    23.059    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I0_O)        0.326    23.385 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.958    24.344    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X15Y1          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.786    35.119    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y1          FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.179    35.298    
                         clock uncertainty           -0.035    35.262    
    SLICE_X15Y1          FDCE (Setup_fdce_C_CE)      -0.298    34.964    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.964    
                         arrival time                         -24.344    
  -------------------------------------------------------------------
                         slack                                 10.621    

Slack (MET) :             10.860ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.505ns  (logic 0.942ns (20.909%)  route 3.563ns (79.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 35.118 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.750    23.056    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I4_O)        0.326    23.382 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.802    24.184    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X7Y0           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.785    35.118    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.260    35.378    
                         clock uncertainty           -0.035    35.342    
    SLICE_X7Y0           FDCE (Setup_fdce_C_CE)      -0.298    35.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.044    
                         arrival time                         -24.184    
  -------------------------------------------------------------------
                         slack                                 10.860    

Slack (MET) :             10.860ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.505ns  (logic 0.942ns (20.909%)  route 3.563ns (79.091%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 35.118 - 33.333 ) 
    Source Clock Delay      (SCD):    3.013ns = ( 19.679 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.013    19.679    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.340    20.019 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.052    21.071    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X6Y3           LUT3 (Prop_lut3_I1_O)        0.124    21.195 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=4, routed)           0.959    22.154    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X5Y5           LUT4 (Prop_lut4_I3_O)        0.152    22.306 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.750    23.056    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg_0
    SLICE_X7Y3           LUT5 (Prop_lut5_I4_O)        0.326    23.382 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.802    24.184    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0
    SLICE_X7Y0           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.785    35.118    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X7Y0           FDCE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.260    35.378    
                         clock uncertainty           -0.035    35.342    
    SLICE_X7Y0           FDCE (Setup_fdce_C_CE)      -0.298    35.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.044    
                         arrival time                         -24.184    
  -------------------------------------------------------------------
                         slack                                 10.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.157ns (33.662%)  route 0.309ns (66.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.590     1.590    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.112     1.702 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.309     2.011    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X3Y5           LUT3 (Prop_lut3_I2_O)        0.045     2.056 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.056    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.777     1.777    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.187     1.590    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.056     1.646    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.197ns (40.114%)  route 0.294ns (59.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.590     1.590    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.099     1.689 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.294     1.983    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X3Y5           LUT3 (Prop_lut3_I2_O)        0.098     2.081 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.081    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.777     1.777    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.187     1.590    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.071     1.661    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.157ns (29.887%)  route 0.368ns (70.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.590     1.590    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.112     1.702 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.368     2.070    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X3Y5           LUT3 (Prop_lut3_I2_O)        0.045     2.115 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.115    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.777     1.777    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y5           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.187     1.590    
    SLICE_X3Y5           FDCE (Hold_fdce_C_D)         0.055     1.645    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.609ns  (logic 0.157ns (25.779%)  route 0.452ns (74.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 18.310 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.141 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.475    18.141    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDCE (Prop_fdce_C_Q)         0.112    18.253 f  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.260    18.513    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X2Y2           LUT1 (Prop_lut1_I0_O)        0.045    18.558 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.192    18.750    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.644    18.310    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X4Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.169    18.141    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.034    18.175    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.175    
                         arrival time                          18.750    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.642%)  route 0.339ns (68.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 18.317 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.190    18.769    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.650    18.317    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.155    18.162    
    SLICE_X2Y2           FDCE (Hold_fdce_C_CE)       -0.073    18.089    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.089    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.496ns  (logic 0.157ns (31.642%)  route 0.339ns (68.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 18.317 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.190    18.769    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X2Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.650    18.317    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.155    18.162    
    SLICE_X2Y2           FDCE (Hold_fdce_C_CE)       -0.073    18.089    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.089    
                         arrival time                          18.769    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.475ns  (logic 0.157ns (33.019%)  route 0.318ns (66.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 18.177 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.169    18.748    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.510    18.177    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.139    18.038    
    SLICE_X6Y2           FDCE (Hold_fdce_C_CE)       -0.073    17.965    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.965    
                         arrival time                          18.748    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.475ns  (logic 0.157ns (33.019%)  route 0.318ns (66.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 18.177 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.169    18.748    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.510    18.177    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.139    18.038    
    SLICE_X6Y2           FDCE (Hold_fdce_C_CE)       -0.073    17.965    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.965    
                         arrival time                          18.748    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.475ns  (logic 0.157ns (33.019%)  route 0.318ns (66.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 18.177 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.169    18.748    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.510    18.177    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.139    18.038    
    SLICE_X6Y2           FDCE (Hold_fdce_C_CE)       -0.073    17.965    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.965    
                         arrival time                          18.748    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.475ns  (logic 0.157ns (33.019%)  route 0.318ns (66.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 18.177 - 16.667 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 18.273 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.606    18.273    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y3           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.112    18.385 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.150    18.534    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X3Y3           LUT5 (Prop_lut5_I1_O)        0.045    18.579 r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.169    18.748    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.510    18.177    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y2           FDCE                                         r  ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.139    18.038    
    SLICE_X6Y2           FDCE (Hold_fdce_C_CE)       -0.073    17.965    ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.965    
                         arrival time                          18.748    
  -------------------------------------------------------------------
                         slack                                  0.784    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { ARTY_firmware_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X3Y5   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X3Y5   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X2Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y5   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y5   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X3Y5   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y0   ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y0   ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y4  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X2Y2   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X0Y3   ARTY_firmware_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ARTY_firmware_clk_wiz_0_0
  To Clock:  clk_out1_ARTY_firmware_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ARTY_firmware_clk_wiz_0_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.000       3.845      BUFGCTRL_X0Y17   ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.000       4.751      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.000       207.360    MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.500         3.000       1.500      PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.500       0.250      PHASER_OUT_PHY_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.500       0.251      PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.500       0.251      PHASER_REF_X1Y0      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.500       1.000      PHASER_OUT_PHY_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.500       1.001      PHASER_REF_X1Y0      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.500       158.500    PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y0      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.750       0.188      PHASER_REF_X1Y0      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y3   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y2   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.750       0.187      PHASER_IN_PHY_X1Y3   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.750       0.187      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y26  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y26  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y27  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y27  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y28  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y28  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y29  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y29  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y30  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y30  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        9.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.974ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.114    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.539 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.068    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.042    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                  9.974    

Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.114    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.539 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.067    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.042    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.114    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.539 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.067    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.042    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             9.975ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     2.114    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y26         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.539 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.067    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.042    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                          -3.067    
  -------------------------------------------------------------------
                         slack                                  9.975    

Slack (MET) :             10.023ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.089    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 10.023    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.089    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.065    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.089    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.024ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y27         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.065    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d2[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.089    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 10.024    

Slack (MET) :             10.026ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y28         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.092    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                 10.026    

Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv rise@12.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.977ns = ( 12.977 - 12.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.172    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.491 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y28         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.537 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.065    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    11.190    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.977 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.977    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.664    
                         clock uncertainty           -0.051    13.613    
    IN_FIFO_X1Y2         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.092    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 10.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.160 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.089    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.259    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.389 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.259    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.389 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.259    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.389 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     1.259    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y33         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.389 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.066    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.257    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.387 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.598    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.056    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.257    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.387 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.598    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.056    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.257    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.387 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.599    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.056    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     1.257    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y30         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.387 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.599    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.056    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.012 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.102 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     1.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y29         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y29         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.386 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.597    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.561    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.916 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.916    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y2         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.102    
    IN_FIFO_X1Y2         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.054    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y26  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y27  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y28  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y29  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y30  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y33  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y34  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y35  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y38  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y38  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y39  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y39  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y40  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y40  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y41  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y41  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.000       1.333      ILOGIC_X1Y42  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.000       1.333      ILOGIC_X1Y42  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        9.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.546 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.075    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    13.032    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.546 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.074    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    13.032    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.546 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.074    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    13.032    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             9.958ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     2.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y38         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.546 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.074    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    13.032    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.032    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  9.958    

Slack (MET) :             10.006ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y39         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.073    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[3]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.524    13.079    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 10.006    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y39         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.524    13.079    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y39         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     3.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[1]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.524    13.079    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.007ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y39         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     3.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d2[2]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.524    13.079    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.079    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 10.007    

Slack (MET) :             10.009ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y40         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     3.073    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[3]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    13.082    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 10.009    

Slack (MET) :             10.010ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (iserdes_clkdiv_1 rise@12.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.967ns = ( 12.967 - 12.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.182    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.662     1.481 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.654 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y40         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.544 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     3.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d3[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    11.180    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    12.804 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    12.967 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    12.967    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.687    13.654    
                         clock uncertainty           -0.051    13.603    
    IN_FIFO_X1Y3         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    13.082    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                 10.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.096ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     1.154 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     1.154    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     1.083    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.258    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y45         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.388 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.599    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     1.060    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.258    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y45         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.388 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.599    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     1.060    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.258    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y45         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.388 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     1.060    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     1.258    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y45         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.388 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     1.060    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.386 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.597    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     1.050    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.386 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.597    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     1.050    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.386 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.598    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     1.050    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     1.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y42         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.386 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.598    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     1.050    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.350    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.357     1.006 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     1.096 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     1.255    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y41         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y41         ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.385 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.596    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381     0.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.910 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.910    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y3         IN_FIFO                                      r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.187     1.096    
    IN_FIFO_X1Y3         IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     1.048    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         12.000      7.000      IN_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y38  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y39  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y40  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y41  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y42  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y45  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y46  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         12.000      10.333     ILOGIC_X1Y47  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         6.000       3.850      IN_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (mem_refclk rise@3.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 2.203 - 3.000 ) 
    Source Clock Delay      (SCD):    -0.158ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.158    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y0     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.464 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.935    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     2.203    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.640     2.842    
                         clock uncertainty           -0.055     2.788    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.777    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                  1.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.563ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    -0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y0     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.033 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.113    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.563    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.217    -0.346    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.223    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         3.000       1.525      PHY_CONTROL_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         3.000       1.751      PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       3.000       157.000    PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.500       0.875      PHY_CONTROL_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.500       0.937      PHASER_IN_PHY_X1Y2   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.500       0.937      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y9   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y10  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y11  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y12  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y1   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y2   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y3   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y4   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y5   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack       10.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.051ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.674ns (40.087%)  route 1.007ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           1.007     4.108    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.839    
                         clock uncertainty           -0.055    14.784    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                 10.051    

Slack (MET) :             10.052ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     4.107    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.839    
                         clock uncertainty           -0.055    14.784    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                 10.052    

Slack (MET) :             10.056ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.674ns (40.207%)  route 1.002ns (59.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.002     4.103    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.839    
                         clock uncertainty           -0.055    14.784    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                 10.056    

Slack (MET) :             10.241ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.674ns (45.206%)  route 0.817ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.817     3.917    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.839    
                         clock uncertainty           -0.055    14.784    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                 10.241    

Slack (MET) :             10.569ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.590    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.839    
                         clock uncertainty           -0.055    14.784    
    OLOGIC_X1Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.159    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                 10.569    

Slack (MET) :             10.586ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 14.123 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.123    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.835    
                         clock uncertainty           -0.055    14.780    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 10.586    

Slack (MET) :             10.586ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 14.123 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.123    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.835    
                         clock uncertainty           -0.055    14.780    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 10.586    

Slack (MET) :             10.586ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 14.123 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.123    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.835    
                         clock uncertainty           -0.055    14.780    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 10.586    

Slack (MET) :             10.587ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 14.123 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.568    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.123    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.835    
                         clock uncertainty           -0.055    14.780    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                 10.587    

Slack (MET) :             10.588ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 14.125 - 12.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.125    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712    14.837    
                         clock uncertainty           -0.055    14.782    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 10.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.848    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.011    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.848    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.011    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.848    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.011    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y0        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.010    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.029    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y9    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y10   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y11   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y12   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y1    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y0    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y2    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y3    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y4    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y13  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y19  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y20  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y14  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y15  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y16  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y17  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y18  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y21  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y22  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack       10.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y20         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.575ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.101ns = ( 14.101 - 12.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     3.557    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    14.101    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711    14.812    
                         clock uncertainty           -0.055    14.757    
    OLOGIC_X1Y19         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.132    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         14.132    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                 10.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.000    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.019    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.000    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.019    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.000    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.019    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y1        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     1.999    
    OLOGIC_X1Y14         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.018    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         12.000      7.000      OUT_FIFO_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y13   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y19   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y20   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y14   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y15   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y16   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y17   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y18   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         12.000      10.333     OLOGIC_X1Y21   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        1.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 5.706 - 3.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.054 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.616 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.091    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.306 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.706    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.454    
                         clock uncertainty           -0.055     6.399    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.885     5.514    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.514    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 5.706 - 3.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.054 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.604 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.306 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.706    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.454    
                         clock uncertainty           -0.055     6.399    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D1)      -0.834     5.565    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 5.706 - 3.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.054 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.604 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.072    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.306 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.706    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.748     6.454    
                         clock uncertainty           -0.055     6.399    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D2)      -0.834     5.565    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.565    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_2 rise@3.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 5.706 - 3.000 ) 
    Source Clock Delay      (SCD):    3.054ns
    Clock Pessimism Removal (CPR):    0.748ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.054 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.616 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.091    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     2.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.306 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     5.706    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.748     6.454    
                         clock uncertainty           -0.055     6.399    
    OLOGIC_X1Y32         ODDR (Setup_oddr_C_D2)      -0.788     5.611    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.611    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  1.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.378 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.724 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.875    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.250 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.426    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.554    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D2)       -0.093     2.461    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.378 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.724 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.876    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.250 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.426    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.128     2.554    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D1)       -0.093     2.461    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.876    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.378 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.729 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.890    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.250 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.426    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.554    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D1)       -0.113     2.441    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.378ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.378 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.729 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.890    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.250 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     2.426    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y32         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.128     2.554    
    OLOGIC_X1Y32         ODDR (Hold_oddr_C_D2)       -0.113     2.441    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y26  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y27  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y28  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y29  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y30  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y33  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y34  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y35  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y36  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y31  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        4.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.489     3.590    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.830    
                         clock uncertainty           -0.055     8.775    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.150    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.830    
                         clock uncertainty           -0.055     8.775    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.150    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.830    
                         clock uncertainty           -0.055     8.775    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.150    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.568    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.830    
                         clock uncertainty           -0.055     8.775    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.150    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.583    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 8.120 - 6.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.427 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.427    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     3.101 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     8.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.712     8.832    
                         clock uncertainty           -0.055     8.777    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.152    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.152    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.969 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.120    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.009    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.028    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.009    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.028    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.009    
    OLOGIC_X1Y36         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.028    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.831 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y2        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.972 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.122    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.162     2.008    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y26   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y27   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y28   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y29   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y30   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y33   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y34   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y35   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y36   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        1.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.439ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 5.712 - 3.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.043 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.605 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.080    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.296 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.459    
                         clock uncertainty           -0.055     6.404    
    OLOGIC_X1Y44         ODDR (Setup_oddr_C_D1)      -0.885     5.519    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 5.712 - 3.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.043 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.593 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     4.061    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.296 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.459    
                         clock uncertainty           -0.055     6.404    
    OLOGIC_X1Y44         ODDR (Setup_oddr_C_D1)      -0.834     5.570    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 5.712 - 3.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.043 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.593 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     4.061    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.296 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.747     6.459    
                         clock uncertainty           -0.055     6.404    
    OLOGIC_X1Y44         ODDR (Setup_oddr_C_D2)      -0.834     5.570    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clk_3 rise@3.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 5.712 - 3.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.747ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.784     3.043 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.605 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     4.080    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     2.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     4.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.739     5.296 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     5.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.747     6.459    
                         clock uncertainty           -0.055     6.404    
    OLOGIC_X1Y44         ODDR (Setup_oddr_C_D2)      -0.788     5.616    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          5.616    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  1.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.717 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.868    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.241 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.422    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.552    
    OLOGIC_X1Y44         ODDR (Hold_oddr_C_D2)       -0.093     2.459    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.717 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.869    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.241 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.422    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.130     2.552    
    OLOGIC_X1Y44         ODDR (Hold_oddr_C_D1)       -0.093     2.459    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.241 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.422    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.552    
    OLOGIC_X1Y44         ODDR (Hold_oddr_C_D1)       -0.113     2.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.630     2.371 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.722 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.883    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.670     2.241 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     2.422    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y44         ODDR                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.130     2.552    
    OLOGIC_X1Y44         ODDR (Hold_oddr_C_D2)       -0.113     2.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y38  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y39  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y40  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y41  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y42  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y45  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y46  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y47  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y48  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         3.000       1.333      OLOGIC_X1Y43  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.127 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[0])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[0]
                         net (fo=1, routed)           0.489     3.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[32]
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.838    
                         clock uncertainty           -0.055     8.783    
    OLOGIC_X1Y48         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.158    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.158    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.835    
                         clock uncertainty           -0.055     8.780    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.835    
                         clock uncertainty           -0.055     8.780    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.835    
                         clock uncertainty           -0.055     8.780    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.557    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.835    
                         clock uncertainty           -0.055     8.780    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.837    
                         clock uncertainty           -0.055     8.782    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.837    
                         clock uncertainty           -0.055     8.782    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.837    
                         clock uncertainty           -0.055     8.782    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     8.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.837    
                         clock uncertainty           -0.055     8.782    
    OLOGIC_X1Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     8.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     2.416 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     2.416    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     3.090 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.558    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.711     8.837    
                         clock uncertainty           -0.055     8.782    
    OLOGIC_X1Y42         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     8.157    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  4.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     2.112    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.962 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     2.113    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.843    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.008    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.843    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.008    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.843    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.008    
    OLOGIC_X1Y48         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.027    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.824 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y3        OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.965 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     2.115    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.164     2.007    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.026    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         6.000       1.000      OUT_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y38   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y39   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y40   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y41   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y42   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y45   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y46   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y47   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         6.000       4.333      OLOGIC_X1Y48   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         3.000       0.850      OUT_FIFO_X1Y3  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         12.000      9.845      BUFHCE_X1Y0      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         12.000      10.751     MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         12.000      10.751     PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       12.000      148.000    PLLE2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.000       3.000      MMCME2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 4.076ns (46.782%)  route 4.637ns (53.218%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.608ns = ( 12.608 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         0.000     7.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/ex_branch_with_delayslot_reg
    SLICE_X15Y19         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     7.429 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.618     8.046    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.120     8.166 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.913    10.079    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y6          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.487    12.608    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.730    13.338    
                         clock uncertainty           -0.067    13.271    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.625    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.647ns  (logic 4.076ns (47.136%)  route 4.571ns (52.864%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.603ns = ( 12.603 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         0.000     7.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/ex_branch_with_delayslot_reg
    SLICE_X15Y19         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     7.429 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.618     8.046    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.120     8.166 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.847    10.013    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y5          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.482    12.603    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.730    13.333    
                         clock uncertainty           -0.067    13.266    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.620    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.384ns  (logic 4.076ns (48.617%)  route 4.308ns (51.383%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 12.605 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         0.000     7.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/ex_branch_with_delayslot_reg
    SLICE_X15Y19         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     7.429 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.618     8.046    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.120     8.166 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.584     9.750    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y3          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.484    12.605    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.744    13.349    
                         clock uncertainty           -0.067    13.282    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.636    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.636    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  2.886    

Slack (MET) :             3.130ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 4.076ns (50.553%)  route 3.987ns (49.447%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.614ns = ( 12.614 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         0.000     7.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/ex_branch_with_delayslot_reg
    SLICE_X15Y19         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     7.429 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.618     8.046    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.120     8.166 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.263     9.429    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y0          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.493    12.614    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.658    13.272    
                         clock uncertainty           -0.067    13.205    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.559    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  3.130    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 4.076ns (51.955%)  route 3.769ns (48.045%))
  Logic Levels:           8  (AND2B1L=1 CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.613ns = ( 12.613 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         0.000     7.044    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/ex_branch_with_delayslot_reg
    SLICE_X15Y19         AND2B1L (Prop_and2b1l_DI_O)
                                                      0.385     7.429 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.618     8.046    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.120     8.166 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.045     9.211    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y1          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.492    12.613    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.658    13.271    
                         clock uncertainty           -0.067    13.204    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646    12.558    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.377ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.065ns  (logic 3.919ns (48.592%)  route 4.146ns (51.408%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns = ( 12.605 - 12.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.612     1.383    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     3.837 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[13]
                         net (fo=1, routed)           1.470     5.307    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[0]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.431 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     5.431    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.981 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.981    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     6.095    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     6.209    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.459 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.798     7.257    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.313     7.570 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.878     9.448    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y6          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.484    12.605    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.730    13.335    
                         clock uncertainty           -0.067    13.268    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.825    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 3.910ns (48.362%)  route 4.175ns (51.638%))
  Logic Levels:           7  (CARRY4=5 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns = ( 12.565 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     7.044 f  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=164, routed)         1.732     8.776    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/E[0]
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.339     9.115 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_i_1/O
                         net (fo=1, routed)           0.336     9.451    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6_n_72
    SLICE_X34Y8          FDRE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.443    12.565    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/Clk
    SLICE_X34Y8          FDRE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg/C
                         clock pessimism              0.658    13.222    
                         clock uncertainty           -0.067    13.155    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.240    12.915    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/ex_jump_q_reg
  -------------------------------------------------------------------
                         required time                         12.915    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  3.465    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 3.919ns (50.056%)  route 3.910ns (49.944%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.602ns = ( 12.602 - 12.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.612     1.383    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     3.837 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[13]
                         net (fo=1, routed)           1.470     5.307    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[0]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.431 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     5.431    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.981 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.981    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     6.095    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     6.209    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.459 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.798     7.257    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X31Y5          LUT2 (Prop_lut2_I1_O)        0.313     7.570 r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.642     9.212    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X0Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.481    12.602    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.658    13.260    
                         clock uncertainty           -0.067    13.193    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.750    ARTY_firmware_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  3.538    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 3.919ns (50.783%)  route 3.798ns (49.217%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.612ns = ( 12.612 - 12.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.730ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.612     1.383    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y1          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     3.837 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Tag_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[13]
                         net (fo=1, routed)           1.470     5.307    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/DOADO[0]
    SLICE_X37Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.431 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/carry_sel0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     5.431    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/lopt_3
    SLICE_X37Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.981 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_Extra_Carry.MUXCY_EXTRA_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.981    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/carry_chain_2
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.095 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=3, routed)           0.000     6.095    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/icache_data_strobe
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.209 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_Debug.Using_ICache.combined_carry_or_I/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=5, routed)           0.000     6.209    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/ib_Ready_MMU
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     6.459 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=68, routed)          0.599     7.057    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0
    SLICE_X39Y9          LUT5 (Prop_lut5_I3_O)        0.313     7.370 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_i_2__69/O
                         net (fo=6, routed)           1.730     9.100    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[18][11]
    RAMB36_X2Y2          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.491    12.612    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Clk
    RAMB36_X2Y2          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism              0.730    13.342    
                         clock uncertainty           -0.067    13.275    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    12.709    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.210ns  (logic 4.214ns (51.325%)  route 3.996ns (48.675%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.569ns = ( 12.569 - 12.000 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.595     1.366    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X1Y4          RAMB36E1                                     r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.454     3.820 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DOADO[21]
                         net (fo=2, routed)           2.107     5.927    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/comp1_miss_A[6]
    SLICE_X15Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.051 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native_i_1__175/O
                         net (fo=1, routed)           0.000     6.051    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/lopt_9
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.452 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/carry_chain_2
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.566 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.566    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/mem_read_cache_hit_direct
    SLICE_X15Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.680 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.680    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/dcache_data_strobe_ii
    SLICE_X15Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.794 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=96, routed)          0.000     6.794    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/mem_valid_reg
    SLICE_X15Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.908    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_7
    SLICE_X15Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[5].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.022    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_3
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.250 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=324, routed)         1.487     8.736    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg
    SLICE_X29Y5          LUT6 (Prop_lut6_I1_O)        0.313     9.049 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_read_imm_reg_ii_i_2/O
                         net (fo=1, routed)           0.403     9.452    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_read_imm_reg_ii_i_2_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.124     9.576 r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_read_imm_reg_ii_i_1/O
                         net (fo=1, routed)           0.000     9.576    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage_n_2
    SLICE_X29Y5          FDRE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.447    12.569    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X29Y5          FDRE                                         r  ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/C
                         clock pessimism              0.658    13.226    
                         clock uncertainty           -0.067    13.159    
    SLICE_X29Y5          FDRE (Setup_fdre_C_D)        0.029    13.188    ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  3.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1144]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.238%)  route 0.218ns (60.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.170ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.550     0.120    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X35Y26         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     0.261 r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]/Q
                         net (fo=2, routed)           0.218     0.479    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/D[45]
    SLICE_X37Y25         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.816     0.170    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X37Y25         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1144]/C
                         clock pessimism              0.211     0.381    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.075     0.456    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1144]
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMD32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMS32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMS32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.186ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.563     0.133    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X31Y44         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.274 r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     0.480    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X30Y44         RAMS32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.832     0.186    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X30Y44         RAMS32                                       r  ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.040     0.146    
    SLICE_X30Y44         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.456    ARTY_firmware_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.456    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.394%)  route 0.168ns (44.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.173ns
    Source Clock Delay      (SCD):    0.122ns
    Clock Pessimism Removal (CPR):    -0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.552     0.122    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X34Y22         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         FDRE (Prop_fdre_C_Q)         0.164     0.286 r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1071]/Q
                         net (fo=2, routed)           0.168     0.454    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[12]
    SLICE_X36Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.499 r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1071]_i_1__0/O
                         net (fo=1, routed)           0.000     0.499    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1071]_i_1__0_n_0
    SLICE_X36Y22         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.819     0.173    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X36Y22         FDRE                                         r  ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/C
                         clock pessimism              0.211     0.384    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.091     0.475    ARTY_firmware_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y1     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y2      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y2     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         12.000      7.000      IN_FIFO_X1Y3      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         12.000      7.000      OUT_FIFO_X1Y3     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         12.000      9.050      PHY_CONTROL_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.944         12.000      9.056      RAMB36_X0Y5       ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.944         12.000      9.056      RAMB36_X0Y5       ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[2].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK   n/a            2.944         12.000      9.056      RAMB36_X2Y2       ARTY_firmware_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Data_RAM_Module/Not_Using_XPM.Using_B36_S9.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       12.000      88.000     MMCME2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       12.000      201.360    MMCME2_ADV_X1Y0   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y2      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y2      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y2     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y2     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y3      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y3      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y0     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y1     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y2      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y2      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y2     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         6.000       3.850      OUT_FIFO_X1Y2     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y3      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         6.000       3.850      IN_FIFO_X1Y3      ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.000       4.751      PLLE2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.000       46.633     PLLE2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.000       154.000    PLLE2_ADV_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.312 4.313 }
Period(ns):         48.000
Sources:            { ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         48.000      46.751     PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       48.000      112.000    PLLE2_ADV_X1Y0       ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y1  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y2   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y2   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         3.000       1.750      PHASER_OUT_PHY_X1Y2  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y3   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         3.000       1.750      PHASER_IN_PHY_X1Y3   ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ARTY_firmware_clk_wiz_0_0
  To Clock:  clk_out2_ARTY_firmware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.718ns (37.888%)  route 1.177ns (62.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 3.463 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.617     0.961    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.415     3.463    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]/C
                         clock pessimism              0.579     4.042    
                         clock uncertainty           -0.067     3.975    
    SLICE_X33Y75         FDRE (Setup_fdre_C_R)       -0.429     3.546    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[9]
  -------------------------------------------------------------------
                         required time                          3.546    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.839ns (36.336%)  route 1.470ns (63.664%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 3.462 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.531    -0.936    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.419    -0.517 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/Q
                         net (fo=5, routed)           1.018     0.501    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg__0[7]
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.296     0.797 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2/O
                         net (fo=1, routed)           0.452     1.249    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_2_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.124     1.373 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000     1.373    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.414     3.462    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.564     4.026    
                         clock uncertainty           -0.067     3.959    
    SLICE_X34Y75         FDRE (Setup_fdre_C_D)        0.077     4.036    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          4.036    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.718ns (39.512%)  route 1.099ns (60.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 3.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.539     0.883    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.417     3.465    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.579     4.044    
                         clock uncertainty           -0.067     3.977    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429     3.548    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.548    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@5.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.718ns (39.512%)  route 1.099ns (60.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 3.465 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.533    -0.934    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.419    -0.515 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.560     0.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X32Y76         LUT2 (Prop_lut2_I0_O)        0.299     0.344 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.539     0.883    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X33Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     0.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     1.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          1.417     3.465    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.579     4.044    
                         clock uncertainty           -0.067     3.977    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429     3.548    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.548    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  2.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.547    -0.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.065    -0.394    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.812    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.242    -0.600    
    SLICE_X32Y76         FDRE (Hold_fdre_C_D)         0.075    -0.525    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.325%)  route 0.054ns (27.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.546    -0.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.406    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[0]
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.813    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.046    -0.542    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.501%)  route 0.118ns (45.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.546    -0.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[12]/Q
                         net (fo=1, routed)           0.118    -0.342    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[8]
    SLICE_X31Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.812    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                         clock pessimism              0.274    -0.568    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.070    -0.498    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.637%)  route 0.167ns (47.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.547    -0.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X33Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/Q
                         net (fo=5, routed)           0.167    -0.292    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg__0[3]
    SLICE_X34Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.247 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.247    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X34Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.811    -0.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X34Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.274    -0.570    
    SLICE_X34Y75         FDRE (Hold_fdre_C_D)         0.120    -0.450    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.546    -0.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[7]/Q
                         net (fo=1, routed)           0.119    -0.354    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[3]
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.813    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.021    -0.567    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.691%)  route 0.143ns (50.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.549    -0.598    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y77         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/Q
                         net (fo=15, routed)          0.143    -0.314    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature
    SLICE_X32Y77         FDSE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.814    -0.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X32Y77         FDSE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                         clock pessimism              0.242    -0.598    
    SLICE_X32Y77         FDSE (Hold_fdse_C_D)         0.070    -0.528    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.088%)  route 0.172ns (54.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.547    -0.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[10]/Q
                         net (fo=1, routed)           0.172    -0.287    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[6]
    SLICE_X30Y77         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.814    -0.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X30Y77         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                         clock pessimism              0.274    -0.566    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.063    -0.503    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.592    -0.555    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X64Y51         FDPE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDPE (Prop_fdpe_C_Q)         0.164    -0.391 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][7]/Q
                         net (fo=1, routed)           0.112    -0.279    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][7]
    SLICE_X64Y51         FDPE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.863    -0.792    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_i
    SLICE_X64Y51         FDPE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X64Y51         FDPE (Hold_fdpe_C_D)         0.060    -0.495    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.447%)  route 0.176ns (55.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.546    -0.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[13]/Q
                         net (fo=1, routed)           0.176    -0.284    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[9]
    SLICE_X31Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.812    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X31Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                         clock pessimism              0.274    -0.568    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.066    -0.502    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns - clk_out2_ARTY_firmware_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.546    -0.601    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X28Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_do_r_reg[8]/Q
                         net (fo=1, routed)           0.124    -0.349    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/p_0_in[4]
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ARTY_firmware_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out2_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=62, routed)          0.813    -0.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/clk_ref_i
    SLICE_X29Y75         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                         clock pessimism              0.254    -0.588    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.018    -0.570    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ARTY_firmware_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   ARTY_firmware_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y75     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y75     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y75     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y77     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X32Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y76     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X33Y75     ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ARTY_firmware_clk_wiz_0_0
  To Clock:  clkfbout_ARTY_firmware_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ARTY_firmware_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ARTY_firmware_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 3.867ns (62.692%)  route 2.301ns (37.308%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 2.723 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.301     4.166    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.762 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.762    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.577 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.577    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    17.723    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.331    
                         clock uncertainty           -0.221    18.110    
    ILOGIC_X1Y26         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.945    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.945    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.380ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 3.867ns (62.821%)  route 2.289ns (37.179%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.289     4.153    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.749 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.749    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.564 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.564    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.722    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.330    
                         clock uncertainty           -0.221    18.109    
    ILOGIC_X1Y27         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.944    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.944    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                 10.380    

Slack (MET) :             10.511ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 3.867ns (64.183%)  route 2.158ns (35.817%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.158     4.022    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.618 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.618    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.433 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.722    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.330    
                         clock uncertainty           -0.221    18.109    
    ILOGIC_X1Y28         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.944    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.944    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                 10.511    

Slack (MET) :             10.523ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.012ns  (logic 3.867ns (64.318%)  route 2.145ns (35.682%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          2.145     4.010    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.606 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.606    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.421 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.421    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y29         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.722    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y29         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.330    
                         clock uncertainty           -0.221    18.109    
    ILOGIC_X1Y29         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.944    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.944    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 10.523    

Slack (MET) :             10.683ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 3.867ns (66.074%)  route 1.986ns (33.926%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 2.722 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.986     3.850    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.446 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.446    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.261 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.261    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    17.722    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.330    
                         clock uncertainty           -0.221    18.109    
    ILOGIC_X1Y30         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.944    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.944    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                 10.683    

Slack (MET) :             11.155ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 3.867ns (71.837%)  route 1.516ns (28.163%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 2.724 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.516     3.380    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.976 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.976    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.791 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.791    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    17.724    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.332    
                         clock uncertainty           -0.221    18.111    
    ILOGIC_X1Y33         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.946    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.946    
                         arrival time                          -6.791    
  -------------------------------------------------------------------
                         slack                                 11.155    

Slack (MET) :             11.316ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 3.867ns (74.035%)  route 1.356ns (25.965%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.356     3.221    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.817 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.817    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.632 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.632    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y34         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.726    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y34         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.334    
                         clock uncertainty           -0.221    18.113    
    ILOGIC_X1Y34         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.948    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.948    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                 11.316    

Slack (MET) :             11.476ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 3.867ns (76.371%)  route 1.196ns (23.629%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 2.726 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.196     3.061    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.657 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.657    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.472 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.472    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y35         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    15.690    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.314 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    17.726    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y35         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.334    
                         clock uncertainty           -0.221    18.113    
    ILOGIC_X1Y35         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.948    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.948    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 11.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.283ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.632ns  (logic 1.068ns (65.425%)  route 0.564ns (34.575%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.564    60.869    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    V1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.553 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.553    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y35         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.796 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.796    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y35         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.000    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y35         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.236    
                         clock uncertainty            0.221    16.457    
    ILOGIC_X1Y35         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.513    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.513    
                         arrival time                          61.796    
  -------------------------------------------------------------------
                         slack                                 45.283    

Slack (MET) :             45.356ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.705ns  (logic 1.068ns (62.632%)  route 0.637ns (37.368%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.637    60.942    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    U4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.626 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.626    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.869 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.869    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y34         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    16.000    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y34         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.236    
                         clock uncertainty            0.221    16.457    
    ILOGIC_X1Y34         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.513    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.513    
                         arrival time                          61.869    
  -------------------------------------------------------------------
                         slack                                 45.356    

Slack (MET) :             45.430ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.778ns  (logic 1.068ns (60.068%)  route 0.710ns (39.932%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.710    61.015    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    U3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.699 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.699    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y33         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.942    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    15.999    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y33         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.235    
                         clock uncertainty            0.221    16.456    
    ILOGIC_X1Y33         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.512    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.512    
                         arrival time                          61.942    
  -------------------------------------------------------------------
                         slack                                 45.430    

Slack (MET) :             45.640ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.987ns  (logic 1.068ns (53.762%)  route 0.919ns (46.238%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.919    61.223    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    V5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.907 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.907    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.150 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.150    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.997    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y30         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.233    
                         clock uncertainty            0.221    16.454    
    ILOGIC_X1Y30         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.510    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.510    
                         arrival time                          62.150    
  -------------------------------------------------------------------
                         slack                                 45.640    

Slack (MET) :             45.713ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.059ns  (logic 1.068ns (51.862%)  route 0.991ns (48.138%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.991    61.296    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    V4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.980 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.980    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y29         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.223 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.223    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y29         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    15.997    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y29         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.233    
                         clock uncertainty            0.221    16.454    
    ILOGIC_X1Y29         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.510    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.510    
                         arrival time                          62.223    
  -------------------------------------------------------------------
                         slack                                 45.713    

Slack (MET) :             45.728ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.075ns  (logic 1.068ns (51.470%)  route 1.007ns (48.530%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.007    61.312    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    R3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.996 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.996    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.239 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.239    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.998    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y28         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.234    
                         clock uncertainty            0.221    16.455    
    ILOGIC_X1Y28         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.511    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.511    
                         arrival time                          62.239    
  -------------------------------------------------------------------
                         slack                                 45.728    

Slack (MET) :             45.771ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.119ns  (logic 1.068ns (50.412%)  route 1.051ns (49.588%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.051    61.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    T3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.039 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.039    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y27         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.282 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.282    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.998    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y27         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.234    
                         clock uncertainty            0.221    16.455    
    ILOGIC_X1Y27         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.511    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.511    
                         arrival time                          62.282    
  -------------------------------------------------------------------
                         slack                                 45.771    

Slack (MET) :             45.787ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        2.134ns  (logic 1.068ns (50.042%)  route 1.066ns (49.958%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.066    61.371    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    T5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    62.055 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    62.055    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    62.298 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    62.298    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    14.439    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y2   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.820 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    15.998    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y26         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.234    
                         clock uncertainty            0.221    16.455    
    ILOGIC_X1Y26         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.511    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.511    
                         arrival time                          62.298    
  -------------------------------------------------------------------
                         slack                                 45.787    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack       11.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       45.004ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.321ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.225ns  (logic 3.867ns (74.004%)  route 1.358ns (25.996%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 2.733 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.358     3.223    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.819 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.819    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.634 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.634    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y46         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.733    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y46         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.341    
                         clock uncertainty           -0.221    18.120    
    ILOGIC_X1Y46         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.955    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                          -6.634    
  -------------------------------------------------------------------
                         slack                                 11.321    

Slack (MET) :             11.427ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 3.867ns (75.535%)  route 1.253ns (24.465%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 2.733 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.253     3.117    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.713 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.713    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.528 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.528    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y47         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    17.733    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y47         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.341    
                         clock uncertainty           -0.221    18.120    
    ILOGIC_X1Y47         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.955    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 11.427    

Slack (MET) :             11.576ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 3.867ns (77.834%)  route 1.101ns (22.166%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 2.731 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          1.101     2.966    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.562 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.377 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.377    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    17.731    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.339    
                         clock uncertainty           -0.221    18.118    
    ILOGIC_X1Y45         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.953    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.953    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 11.576    

Slack (MET) :             11.781ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 3.867ns (81.196%)  route 0.896ns (18.804%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 2.730 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.896     2.760    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.356 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.356    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y38         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.171 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    17.730    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.338    
                         clock uncertainty           -0.221    18.117    
    ILOGIC_X1Y38         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.952    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.952    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                 11.781    

Slack (MET) :             11.880ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 3.867ns (82.940%)  route 0.795ns (17.060%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 2.729 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.795     2.660    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.256 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.256    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.071 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.071    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.729    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.337    
                         clock uncertainty           -0.221    18.116    
    ILOGIC_X1Y40         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.951    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 11.880    

Slack (MET) :             11.893ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 3.867ns (83.169%)  route 0.783ns (16.831%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 2.729 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.783     2.647    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.243 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.243    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y42         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.058    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.729    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.337    
                         clock uncertainty           -0.221    18.116    
    ILOGIC_X1Y42         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.951    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 11.893    

Slack (MET) :             11.940ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 3.867ns (84.016%)  route 0.736ns (15.984%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 2.729 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.736     2.600    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.196 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.011 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.011    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.729    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.337    
                         clock uncertainty           -0.221    18.116    
    ILOGIC_X1Y39         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.951    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                 11.940    

Slack (MET) :             12.100ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@16.500ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 3.867ns (87.049%)  route 0.575ns (12.951%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns = ( 2.729 - 1.500 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.637     1.408    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.456     1.864 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.575     2.440    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.036 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.036    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y41         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     5.851 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     5.851    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y41         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     16.500    16.500 f  
    E3                                                0.000    16.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    16.500    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.918 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.080    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    11.876 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.457    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.548 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    15.031    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.114 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    15.680    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.624    17.304 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    17.729    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_6
    ILOGIC_X1Y41         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.608    18.337    
                         clock uncertainty           -0.221    18.116    
    ILOGIC_X1Y41         ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    17.951    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         17.951    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                 12.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.004ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.349ns  (logic 1.068ns (79.150%)  route 0.281ns (20.850%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.281    60.586    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    M2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.270    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y41         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.513 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.513    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y41         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.996    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y41         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.232    
                         clock uncertainty            0.221    16.453    
    ILOGIC_X1Y41         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.509    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          61.513    
  -------------------------------------------------------------------
                         slack                                 45.004    

Slack (MET) :             45.081ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.427ns  (logic 1.068ns (74.865%)  route 0.359ns (25.135%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.996ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.359    60.663    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    M3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.347 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.347    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y42         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.590 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.590    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    15.996    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y42         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.232    
                         clock uncertainty            0.221    16.453    
    ILOGIC_X1Y42         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.509    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.509    
                         arrival time                          61.590    
  -------------------------------------------------------------------
                         slack                                 45.081    

Slack (MET) :             45.081ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.428ns  (logic 1.068ns (74.805%)  route 0.360ns (25.195%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.360    60.664    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    L4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.348 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.348    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y39         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.591 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_2
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.997    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y39         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.233    
                         clock uncertainty            0.221    16.454    
    ILOGIC_X1Y39         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.510    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.510    
                         arrival time                          61.591    
  -------------------------------------------------------------------
                         slack                                 45.081    

Slack (MET) :             45.098ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.444ns  (logic 1.068ns (73.940%)  route 0.376ns (26.060%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.376    60.681    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    K5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.365 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.365    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y40         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.608 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.608    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.997    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y40         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.233    
                         clock uncertainty            0.221    16.454    
    ILOGIC_X1Y40         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.510    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.510    
                         arrival time                          61.608    
  -------------------------------------------------------------------
                         slack                                 45.098    

Slack (MET) :             45.154ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.501ns  (logic 1.068ns (71.174%)  route 0.433ns (28.826%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.433    60.737    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    L6                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.421 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.421    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y38         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.664 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.664    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    15.997    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y38         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.233    
                         clock uncertainty            0.221    16.454    
    ILOGIC_X1Y38         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.510    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.510    
                         arrival time                          61.664    
  -------------------------------------------------------------------
                         slack                                 45.154    

Slack (MET) :             45.228ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.575ns  (logic 1.068ns (67.799%)  route 0.507ns (32.201%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.507    60.812    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    L3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.496 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.496    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y45         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.739 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.739    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    15.998    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y45         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.234    
                         clock uncertainty            0.221    16.455    
    ILOGIC_X1Y45         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.511    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.511    
                         arrival time                          61.739    
  -------------------------------------------------------------------
                         slack                                 45.228    

Slack (MET) :             45.295ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.644ns  (logic 1.068ns (64.983%)  route 0.576ns (35.017%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.576    60.880    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    M1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.564 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.564    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y47         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.807 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.807    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y47         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.999    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y47         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.235    
                         clock uncertainty            0.221    16.456    
    ILOGIC_X1Y47         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.512    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.512    
                         arrival time                          61.807    
  -------------------------------------------------------------------
                         slack                                 45.295    

Slack (MET) :             45.353ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -45.000ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@15.000ns - clk_pll_i rise@60.000ns)
  Data Path Delay:        1.701ns  (logic 1.068ns (62.772%)  route 0.633ns (37.228%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.164ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.154ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    60.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257    60.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    60.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    58.341 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    58.827    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    58.853 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    59.409    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    59.459 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    59.840    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    59.860 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259    60.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    59.058 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    59.544    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    59.570 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.594    60.164    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/sys_rst
    SLICE_X63Y42         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141    60.305 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=40, routed)          0.633    60.938    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    K3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    61.622 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    61.622    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y46         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    61.865 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    61.865    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y46         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    15.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445    15.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    15.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    12.787 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    13.316    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    13.345 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    14.169    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    14.222 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    14.433    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y3   PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.381    15.814 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    15.999    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/A_rst_primitives_reg_0
    ILOGIC_X1Y46         ISERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.237    16.235    
                         clock uncertainty            0.221    16.456    
    ILOGIC_X1Y46         ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    16.512    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -16.512    
                         arrival time                          61.865    
  -------------------------------------------------------------------
                         slack                                 45.353    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.688ns  (mem_refclk rise@3.000ns - sync_pulse rise@1.312ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.797ns = ( 2.203 - 3.000 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 0.534 - 1.312 ) 
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse rise edge)
                                                      1.312     1.312 r  
    E3                                                0.000     1.312 r  sys_clock (IN)
                         net (fo=0)                   0.000     1.312    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     2.801 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     4.035    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -2.912 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -1.250    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -1.154 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     0.446    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     0.534 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     1.155    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -1.624 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.043    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     1.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     1.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     2.203    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.608     2.810    
                         clock uncertainty           -0.200     2.610    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     2.428    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.428    
                         arrival time                          -1.155    
  -------------------------------------------------------------------
                         slack                                  1.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.312ns fall@4.312ns period=48.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.313ns  (mem_refclk rise@3.000ns - sync_pulse fall@4.312ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns = ( 2.842 - 3.000 ) 
    Source Clock Delay      (SCD):    -1.386ns = ( 2.926 - 4.312 ) 
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      4.312     4.312 f  
    E3                                                0.000     4.312 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.312    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     5.731 f  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.893    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -0.311 f  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.270    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.361 f  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     2.843    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     2.926 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     3.515    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.608     2.235    
                         clock uncertainty            0.200     2.435    
    PHY_CONTROL_X1Y0     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     2.609    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.907    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 13.715 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    10.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     4.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     8.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     8.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.608 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.608    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    13.715    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.703    14.418    
                         clock uncertainty           -0.055    14.363    
    OUT_FIFO_X1Y0        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.995ns  (logic 0.517ns (17.261%)  route 2.478ns (82.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.478    11.265    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y0          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.830    
                         clock uncertainty           -0.055    14.775    
    OLOGIC_X1Y0          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.926    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -11.265    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.854ns  (logic 0.517ns (18.113%)  route 2.337ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.337    11.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y1          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y1          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.830    
                         clock uncertainty           -0.055    14.775    
    OLOGIC_X1Y1          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.926    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.953ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.704ns  (logic 0.517ns (19.123%)  route 2.187ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.187    10.973    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.830    
                         clock uncertainty           -0.055    14.775    
    OLOGIC_X1Y2          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.926    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -10.973    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.553ns  (logic 0.517ns (20.252%)  route 2.036ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.036    10.822    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.830    
                         clock uncertainty           -0.055    14.775    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.926    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.254ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.402ns  (logic 0.517ns (21.523%)  route 1.885ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 14.127 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.885    10.672    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y4          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    14.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y4          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.830    
                         clock uncertainty           -0.055    14.775    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.926    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.926    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  3.254    

Slack (MET) :             3.255ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.400ns  (logic 0.517ns (21.545%)  route 1.883ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 14.125 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.883    10.669    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y6          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.125    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y6          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.828    
                         clock uncertainty           -0.055    14.773    
    OLOGIC_X1Y6          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  3.255    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.332ns  (logic 0.517ns (22.169%)  route 1.815ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 14.126 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.815    10.602    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y10         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    14.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y10         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.829    
                         clock uncertainty           -0.055    14.774    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.925    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                         -10.602    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.261ns  (logic 0.517ns (22.864%)  route 1.744ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 14.125 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.744    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    14.125    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.828    
                         clock uncertainty           -0.055    14.773    
    OLOGIC_X1Y5          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                         -10.531    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv rise@12.000ns - oserdes_clk rise@6.000ns)
  Data Path Delay:        2.179ns  (logic 0.517ns (23.722%)  route 1.662ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns = ( 14.123 - 12.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 11.270 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     5.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.662    10.449    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582    11.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    14.123    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703    14.826    
                         clock uncertainty           -0.055    14.771    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.922    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  3.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.920 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.920    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.668    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y0        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.167     1.836    
    OUT_FIFO_X1Y0        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.825    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.020%)  route 0.665ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.665     2.685    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.848    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y12         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.016    
    OLOGIC_X1Y12         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.575    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.683     2.703    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y11         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.848    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y11         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.016    
    OLOGIC_X1Y11         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.575    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.053%)  route 0.733ns (72.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.753    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y9          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.014    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.573    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.272ns (25.851%)  route 0.780ns (74.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.780     2.800    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y5          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.014    
    OLOGIC_X1Y5          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.573    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.272ns (25.658%)  route 0.788ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.788     2.808    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y10         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y10         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.015    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.574    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.592%)  route 0.834ns (75.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.854    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y4          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y4          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.015    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.574    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.602%)  route 0.834ns (75.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.853    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y6          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.846    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y6          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.014    
    OLOGIC_X1Y6          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.573    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.573    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.272ns (23.252%)  route 0.898ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.898     2.918    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y3          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.015    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.574    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.272ns (22.050%)  route 0.962ns (77.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.962     2.981    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y0  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.847    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y2          OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.015    
    OLOGIC_X1Y2          OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.574    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@9.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 13.705 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      9.000     9.000 r  
    E3                                                0.000     9.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     9.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489    10.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    11.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     4.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     8.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     8.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434    11.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338    11.597 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000    11.597    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    13.705    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.702    14.407    
                         clock uncertainty           -0.055    14.352    
    OUT_FIFO_X1Y1        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    13.701    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         13.701    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.851ns  (logic 0.517ns (18.131%)  route 2.334ns (81.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 14.105 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.334    11.110    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y13         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.105    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y13         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.807    
                         clock uncertainty           -0.055    14.752    
    OLOGIC_X1Y13         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.903    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.074%)  route 2.194ns (80.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 14.105 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.194    10.969    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.105    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y14         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.807    
                         clock uncertainty           -0.055    14.752    
    OLOGIC_X1Y14         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.903    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  2.934    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.197%)  route 2.043ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 14.105 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.043    10.818    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.105    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y15         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.807    
                         clock uncertainty           -0.055    14.752    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.903    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.818    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.409ns  (logic 0.517ns (21.461%)  route 1.892ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.105ns = ( 14.105 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.892    10.668    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y16         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    14.105    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y16         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.807    
                         clock uncertainty           -0.055    14.752    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.903    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.401ns  (logic 0.517ns (21.536%)  route 1.884ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 14.104 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.884    10.659    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.104    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.806    
                         clock uncertainty           -0.055    14.751    
    OLOGIC_X1Y24         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  3.243    

Slack (MET) :             3.381ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.262ns  (logic 0.517ns (22.854%)  route 1.745ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 14.104 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.745    10.521    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y23         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.104    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y23         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.806    
                         clock uncertainty           -0.055    14.751    
    OLOGIC_X1Y23         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  3.381    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.258ns  (logic 0.517ns (22.893%)  route 1.741ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 14.103 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.741    10.517    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y17         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.103    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y17         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.805    
                         clock uncertainty           -0.055    14.750    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.901    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.114ns  (logic 0.517ns (24.457%)  route 1.597ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.104ns = ( 14.104 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.597    10.372    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y22         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    14.104    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y22         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.806    
                         clock uncertainty           -0.055    14.751    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.902    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_1 rise@12.000ns - oserdes_clk_1 rise@6.000ns)
  Data Path Delay:        2.108ns  (logic 0.517ns (24.531%)  route 1.591ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 14.103 - 12.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 11.259 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     8.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     1.776 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     5.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     5.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     8.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     8.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.591    10.366    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572    11.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371    13.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    13.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    14.103    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y18         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702    14.805    
                         clock uncertainty           -0.055    14.750    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    13.901    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  3.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.659    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y1        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.169     1.829    
    OUT_FIFO_X1Y1        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.943%)  route 0.668ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.668     2.681    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y19         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.003    
    OLOGIC_X1Y19         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.759%)  route 0.674ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.674     2.687    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y20         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.003    
    OLOGIC_X1Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.272ns (28.612%)  route 0.679ns (71.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.679     2.692    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y21         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.003    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.104%)  route 0.732ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.732     2.744    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y18         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y18         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.003    
    OLOGIC_X1Y18         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.272ns (26.826%)  route 0.742ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.742     2.755    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y22         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y22         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.004    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.485%)  route 0.795ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.795     2.808    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y17         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y17         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.003    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.562    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.250%)  route 0.805ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.805     2.818    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y23         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y23         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.005    
    OLOGIC_X1Y23         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.057%)  route 0.859ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.872    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y24         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.005    
    OLOGIC_X1Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.564    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.049%)  route 0.859ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.872    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y16         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y1  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.834    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y16         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.004    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.563    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 7.715 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.608 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.608    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.715    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.703     8.418    
                         clock uncertainty           -0.055     8.363    
    OUT_FIFO_X1Y2        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -5.608    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.517ns (14.781%)  route 2.981ns (85.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 8.121 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.981     5.767    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y36         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.824    
                         clock uncertainty           -0.055     8.769    
    OLOGIC_X1Y36         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.920    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.517ns (15.390%)  route 2.842ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 8.121 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.842     5.629    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y35         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y35         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.824    
                         clock uncertainty           -0.055     8.769    
    OLOGIC_X1Y35         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.920    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.540 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.015    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.381    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.540 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.015    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.381    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.540 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.015    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.381    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.835    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.540 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.015    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.381    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.517ns (16.100%)  route 2.694ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 8.121 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.694     5.481    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y34         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     8.121    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y34         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.824    
                         clock uncertainty           -0.055     8.769    
    OLOGIC_X1Y34         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.920    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.517ns (16.880%)  route 2.546ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.546     5.332    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y33         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y33         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.917    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -5.332    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_2 rise@6.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.517ns (18.639%)  route 2.257ns (81.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.118ns = ( 8.118 - 6.000 ) 
    Source Clock Delay      (SCD):    2.270ns = ( 5.270 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.165    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.270 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.787 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.257     5.043    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     5.196    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.567 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.715 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     8.118    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.703     8.821    
                         clock uncertainty           -0.055     8.766    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.917    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  2.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.272ns (30.232%)  route 0.628ns (69.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.628     2.648    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y27         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.013    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.572    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.920 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.920    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.668    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y2        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.167     1.836    
    OUT_FIFO_X1Y2        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.825    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.885 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.885 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.885 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.885 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.045    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y31         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.272ns (28.226%)  route 0.692ns (71.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.692     2.712    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y26         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.013    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.572    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.272ns (25.119%)  route 0.811ns (74.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.811     2.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y28         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.845    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y28         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.013    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.572    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.272ns (23.732%)  route 0.874ns (76.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.874     2.894    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y29         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.571    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.272ns (22.490%)  route 0.937ns (77.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.344    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.748 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.020 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.937     2.957    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.560    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.580 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y2  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.668 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.844    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y30         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.167     2.012    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.571    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        2.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 7.705 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     5.597 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     5.597    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     7.705    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.702     8.407    
                         clock uncertainty           -0.055     8.352    
    OUT_FIFO_X1Y3        OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     7.701    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.529 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.004    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y43         OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     8.386    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     5.529 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     6.004    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y43         OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     8.386    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.529 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.004    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y43         OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     8.386    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@3.000ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      3.000     3.000 r  
    E3                                                0.000     3.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     3.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     4.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -1.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     0.437    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.533 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600     2.133    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.221 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.824    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     5.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     5.529 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     6.004    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y43         OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     8.386    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          8.386    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.517ns (19.631%)  route 2.117ns (80.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.117     4.892    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y45         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y45         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.922    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.517ns (22.542%)  route 1.777ns (77.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.127 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.777     4.552    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y46         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y46         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.829    
                         clock uncertainty           -0.055     8.774    
    OLOGIC_X1Y46         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.925    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.517ns (22.730%)  route 1.758ns (77.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.127 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.758     4.533    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     8.127    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y48         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.829    
                         clock uncertainty           -0.055     8.774    
    OLOGIC_X1Y48         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.925    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.449ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.517ns (23.327%)  route 1.699ns (76.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 8.126 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.699     4.475    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     8.126    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y41         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.702     8.828    
                         clock uncertainty           -0.055     8.773    
    OLOGIC_X1Y41         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.924    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -4.475    
  -------------------------------------------------------------------
                         slack                                  3.449    

Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (oserdes_clkdiv_3 rise@6.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.517ns (23.491%)  route 1.684ns (76.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.124ns = ( 8.124 - 6.000 ) 
    Source Clock Delay      (SCD):    2.259ns = ( 5.259 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.702ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.176    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.434     2.259 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.776 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          1.684     4.459    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      6.000     6.000 r  
    E3                                                0.000     6.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     1.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     2.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482     4.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     5.186    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.371     7.557 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     7.705 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     8.124    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.702     8.826    
                         clock uncertainty           -0.055     8.771    
    OLOGIC_X1Y43         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.922    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  3.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.913 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.913    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.659    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y3        OUT_FIFO                                     r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.169     1.829    
    OUT_FIFO_X1Y3        OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.818    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.272ns (28.870%)  route 0.670ns (71.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.670     2.683    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y38         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.012    
    OLOGIC_X1Y38         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.571    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.841    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.169     2.011    
    OLOGIC_X1Y43         OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.923    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.878 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     2.038    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.841    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.169     2.011    
    OLOGIC_X1Y43         OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.923    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.841    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.169     2.011    
    OLOGIC_X1Y43         OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.923    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.878 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     2.038    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.841    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y43         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.169     2.011    
    OLOGIC_X1Y43         OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.923    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.748%)  route 0.674ns (71.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.674     2.687    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y39         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.012    
    OLOGIC_X1Y39         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.571    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.272ns (27.911%)  route 0.703ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.703     2.715    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y40         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.842    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y40         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.012    
    OLOGIC_X1Y40         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.571    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.272ns (27.659%)  route 0.711ns (72.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.711     2.724    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.841    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y42         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.011    
    OLOGIC_X1Y42         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.570    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.272ns (26.507%)  route 0.754ns (73.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    -0.169ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.351    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.092     1.741 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     2.013 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.754     2.767    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y47         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.569    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.141     1.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y3  PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.659 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.843    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y47         OSERDESE2                                    r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.169     2.013    
    OLOGIC_X1Y47         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.572    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.572    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ARTY_firmware_clk_wiz_0_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       18.556ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.556ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.225ns  (logic 0.419ns (34.204%)  route 0.806ns (65.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           0.806     1.225    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X32Y72         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)       -0.219    19.781    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                 18.556    

Slack (MET) :             18.600ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.353ns  (logic 0.518ns (38.273%)  route 0.835ns (61.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           0.835     1.353    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X35Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)       -0.047    19.953    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.353    
  -------------------------------------------------------------------
                         slack                                 18.600    

Slack (MET) :             18.619ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.159ns  (logic 0.419ns (36.156%)  route 0.740ns (63.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           0.740     1.159    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X31Y71         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)       -0.222    19.778    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         19.778    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                 18.619    

Slack (MET) :             18.790ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.163ns  (logic 0.518ns (44.557%)  route 0.645ns (55.443%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           0.645     1.163    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X32Y74         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)       -0.047    19.953    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                 18.790    

Slack (MET) :             18.812ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.141ns  (logic 0.456ns (39.958%)  route 0.685ns (60.042%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           0.685     1.141    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X29Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X29Y73         FDRE (Setup_fdre_C_D)       -0.047    19.953    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 18.812    

Slack (MET) :             18.814ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.170ns  (logic 0.518ns (44.262%)  route 0.652ns (55.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           0.652     1.170    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X30Y71         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y71         FDRE (Setup_fdre_C_D)       -0.016    19.984    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.170    
  -------------------------------------------------------------------
                         slack                                 18.814    

Slack (MET) :             18.824ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.160ns  (logic 0.456ns (39.311%)  route 0.704ns (60.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           0.704     1.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X34Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)       -0.016    19.984    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                 18.824    

Slack (MET) :             18.830ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.154ns  (logic 0.456ns (39.502%)  route 0.698ns (60.498%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           0.698     1.154    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X30Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X30Y73         FDRE (Setup_fdre_C_D)       -0.016    19.984    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         19.984    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                 18.830    

Slack (MET) :             18.845ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.935ns  (logic 0.419ns (44.789%)  route 0.516ns (55.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           0.516     0.935    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X33Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)       -0.220    19.780    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         19.780    
                         arrival time                          -0.935    
  -------------------------------------------------------------------
                         slack                                 18.845    

Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.113%)  route 0.533ns (53.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           0.533     0.989    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X28Y73         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.047    19.953    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                 18.964    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_out2_ARTY_firmware_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.064ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.064ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ARTY_firmware_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_ARTY_firmware_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.833ns  (logic 0.456ns (7.817%)  route 5.377ns (92.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X65Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          5.377     5.833    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X32Y76         FDRE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X32Y76         FDRE (Setup_fdre_C_D)       -0.103    19.897    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -5.833    
  -------------------------------------------------------------------
                         slack                                 14.064    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        9.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.074ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.518ns (22.001%)  route 1.836ns (77.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 12.557 - 12.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.613     1.384    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk
    SLICE_X60Y69         FDPE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDPE (Prop_fdpe_C_Q)         0.518     1.902 f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7/Q
                         net (fo=49, routed)          1.836     3.738    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__7
    SLICE_X45Y60         FDCE                                         f  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.436    12.557    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/sys_rst
    SLICE_X45Y60         FDCE                                         r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.728    13.285    
                         clock uncertainty           -0.067    13.218    
    SLICE_X45Y60         FDCE (Recov_fdce_C_CLR)     -0.405    12.813    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                  9.074    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.456ns (28.422%)  route 1.148ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 12.625 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.148     2.986    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X3Y63          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.504    12.625    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X3Y63          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism              0.728    13.353    
                         clock uncertainty           -0.067    13.286    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.456ns (28.422%)  route 1.148ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 12.625 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.148     2.986    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X3Y63          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.504    12.625    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X3Y63          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism              0.728    13.353    
                         clock uncertainty           -0.067    13.286    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.456ns (28.422%)  route 1.148ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 12.625 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.148     2.986    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X3Y63          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.504    12.625    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X3Y63          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.728    13.353    
                         clock uncertainty           -0.067    13.286    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.604ns  (logic 0.456ns (28.422%)  route 1.148ns (71.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.625ns = ( 12.625 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.728ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.148     2.986    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/AR[0]
    SLICE_X3Y63          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.504    12.625    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_axi_aclk
    SLICE_X3Y63          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.728    13.353    
                         clock uncertainty           -0.067    13.286    
    SLICE_X3Y63          FDCE (Recov_fdce_C_CLR)     -0.405    12.881    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.881    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.405%)  route 1.149ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 12.623 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     2.987    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X4Y64          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.502    12.623    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X4Y64          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.741    13.364    
                         clock uncertainty           -0.067    13.297    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405    12.892    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.905ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.405%)  route 1.149ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 12.623 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     2.987    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X4Y64          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.502    12.623    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X4Y64          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.741    13.364    
                         clock uncertainty           -0.067    13.297    
    SLICE_X4Y64          FDCE (Recov_fdce_C_CLR)     -0.405    12.892    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.905    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.405%)  route 1.149ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 12.623 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     2.987    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X4Y64          FDPE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.502    12.623    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X4Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.741    13.364    
                         clock uncertainty           -0.067    13.297    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.359    12.938    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.405%)  route 1.149ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 12.623 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     2.987    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X4Y64          FDPE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.502    12.623    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X4Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.741    13.364    
                         clock uncertainty           -0.067    13.297    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.359    12.938    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.951    

Slack (MET) :             9.951ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_pll_i rise@12.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.456ns (28.405%)  route 1.149ns (71.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.623ns = ( 12.623 - 12.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.741ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.600    -0.867    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.779 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.223     0.444    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.127     0.571 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.775     1.346    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    -1.986 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.661    -0.325    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.229 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.611     1.382    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X5Y69          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDPE (Prop_fdpe_C_Q)         0.456     1.838 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.149     2.987    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X4Y64          FDPE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.580    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     7.376 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     8.957    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.048 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           1.482    10.531    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    10.614 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.147    11.761    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.081    11.842 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.737    12.579    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.129     9.449 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.581    11.030    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.121 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       1.502    12.623    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_aclk
    SLICE_X4Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.741    13.364    
                         clock uncertainty           -0.067    13.297    
    SLICE_X4Y64          FDPE (Recov_fdpe_C_PRE)     -0.359    12.938    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.938    
                         arrival time                          -2.987    
  -------------------------------------------------------------------
                         slack                                  9.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.133%)  route 0.162ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.587     0.157    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_fdpe_C_Q)         0.128     0.285 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162     0.447    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y65          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.855     0.210    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X5Y65          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.039     0.171    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.146     0.025    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.133%)  route 0.162ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.587     0.157    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_fdpe_C_Q)         0.128     0.285 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162     0.447    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y65          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.855     0.210    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X5Y65          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.039     0.171    
    SLICE_X5Y65          FDCE (Remov_fdce_C_CLR)     -0.146     0.025    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.133%)  route 0.162ns (55.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.210ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.587     0.157    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X7Y64          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDPE (Prop_fdpe_C_Q)         0.128     0.285 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.162     0.447    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X5Y65          FDPE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.855     0.210    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X5Y65          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.039     0.171    
    SLICE_X5Y65          FDPE (Remov_fdpe_C_PRE)     -0.149     0.022    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.207ns
    Source Clock Delay      (SCD):    0.152ns
    Clock Pessimism Removal (CPR):    0.018ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.582     0.152    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLICE_X6Y70          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDPE (Prop_fdpe_C_Q)         0.164     0.316 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.207     0.523    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y70          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.852     0.207    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLICE_X3Y70          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.018     0.189    
    SLICE_X3Y70          FDCE (Remov_fdce_C_CLR)     -0.092     0.097    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.212%)  route 0.210ns (59.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.208ns
    Source Clock Delay      (SCD):    0.154ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.556    -0.591    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.541 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.381    -0.160    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.020    -0.140 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.259     0.119    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.942 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.456    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.430 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.584     0.154    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X7Y68          FDPE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDPE (Prop_fdpe_C_Q)         0.141     0.295 f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=19, routed)          0.210     0.505    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y67          FDCE                                         f  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    ARTY_firmware_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  ARTY_firmware_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    ARTY_firmware_i/clk_wiz_0/inst/clk_in1_ARTY_firmware_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  ARTY_firmware_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    ARTY_firmware_i/clk_wiz_0/inst/clk_out1_ARTY_firmware_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  ARTY_firmware_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1, routed)           0.824    -0.831    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.778 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.423    -0.355    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y0          BUFH (Prop_bufh_I_O)         0.043    -0.312 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.483     0.171    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.375    -1.204 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.530    -0.675    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.646 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=13296, routed)       0.854     0.208    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X5Y67          FDCE                                         r  ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.039     0.169    
    SLICE_X5Y67          FDCE (Remov_fdce_C_CLR)     -0.092     0.077    ARTY_firmware_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.684ns  (logic 0.456ns (27.079%)  route 1.228ns (72.921%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42                                      0.000     0.000 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X65Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=50, routed)          1.228     1.684    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y0     PHY_CONTROL                                  r  ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y0     PHY_CONTROL                  0.000     5.000    ARTY_firmware_i/mig_7series_0/u_ARTY_firmware_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  3.316    





