// Seed: 1615717843
module module_0;
  wire id_1;
  always @(posedge 1 or posedge ~id_1 == 1'b0) force {id_1, 1, 1} = 1;
  assign module_2.id_0   = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input wand id_3,
    output uwire id_4,
    output wor id_5,
    output tri0 id_6,
    input tri1 id_7
);
  assign id_5 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire id_0,
    output wand id_1,
    input  tri0 id_2
);
  assign id_1 = 1'b0;
  module_0 modCall_1 ();
  assign id_1 = id_2 == id_2;
endmodule
