Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Aug 26 15:55:30 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_io -file design_1_wrapper_io_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
| Speed File   : -1
| Package      : clg225
------------------------------------------------------------------------------------

IO Information

Table of Contents
-----------------
1. Summary
2. IO Assignments by Package Pin

1. Summary
----------

+---------------+
| Total User IO |
+---------------+
|           116 |
+---------------+


2. IO Assignments by Package Pin
--------------------------------

+------------+--------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
| Pin Number | Signal Name        | Bank Type  | Pin Name                | Use         | IO Standard | IO Bank | Drive (mA) | Slew | On-Chip Termination | Off-Chip Termination | Voltage | Constraint | Pull Type | DQS Bias | Vref | Signal Integrity |
+------------+--------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
| A1         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| A2         | DDR_dq[1]          |            | PS_DDR_DQ1_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A3         | DDR_dq[7]          |            | PS_DDR_DQ7_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A4         | DDR_dq[5]          |            | PS_DDR_DQ5_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A5         | FIXED_IO_mio[1]    |            | PS_MIO1_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A6         |                    |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| A7         | FIXED_IO_mio[3]    |            | PS_MIO3_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A8         | FIXED_IO_mio[2]    |            | PS_MIO2_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A9         | FIXED_IO_mio[5]    |            | PS_MIO5_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A10        | FIXED_IO_mio[6]    |            | PS_MIO6_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A11        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| A12        | FIXED_IO_mio[30]   |            | PS_MIO52_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A13        | FIXED_IO_mio[26]   |            | PS_MIO38_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A14        | FIXED_IO_mio[23]   |            | PS_MIO35_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| A15        | FIXED_IO_mio[16]   |            | PS_MIO28_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B1         | DDR_dm[0]          |            | PS_DDR_DM0_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B2         | DDR_dqs_n[0]       |            | PS_DDR_DQS_N0_502       | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B3         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| B4         | DDR_dq[4]          |            | PS_DDR_DQ4_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B5         | FIXED_IO_mio[9]    |            | PS_MIO9_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B6         | FIXED_IO_mio[8]    |            | PS_MIO8_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B7         | FIXED_IO_mio[12]   |            | PS_MIO12_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B8         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| B9         | FIXED_IO_mio[14]   |            | PS_MIO14_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B10        | FIXED_IO_mio[11]   |            | PS_MIO11_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B11        | FIXED_IO_ps_srstb  |            | PS_SRST_B_501           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B12        | FIXED_IO_mio[28]   |            | PS_MIO48_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B13        |                    |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| B14        | FIXED_IO_mio[24]   |            | PS_MIO36_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| B15        | FIXED_IO_mio[18]   |            | PS_MIO30_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C1         | DDR_dq[3]          |            | PS_DDR_DQ3_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C2         | DDR_dqs_p[0]       |            | PS_DDR_DQS_P0_502       | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C3         | DDR_dq[6]          |            | PS_DDR_DQ6_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C4         | DDR_dq[2]          |            | PS_DDR_DQ2_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| C6         | FIXED_IO_mio[13]   |            | PS_MIO13_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C7         | FIXED_IO_ps_clk    |            | PS_CLK_500              | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C8         | FIXED_IO_mio[4]    |            | PS_MIO4_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C9         | FIXED_IO_ps_porb   |            | PS_POR_B_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C10        |                    |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| C11        | FIXED_IO_mio[21]   |            | PS_MIO33_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C12        | FIXED_IO_mio[19]   |            | PS_MIO31_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C13        | FIXED_IO_mio[31]   |            | PS_MIO53_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C14        | FIXED_IO_mio[25]   |            | PS_MIO37_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| C15        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| D1         | DDR_dq[9]          |            | PS_DDR_DQ9_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D2         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| D3         | DDR_dm[1]          |            | PS_DDR_DM1_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D4         | DDR_dq[0]          |            | PS_DDR_DQ0_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D5         |                    | Dedicated  | INIT_B_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| D6         | FIXED_IO_mio[10]   |            | PS_MIO10_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D7         |                    |            | VCCO_MIO0_500           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| D8         | FIXED_IO_mio[0]    |            | PS_MIO0_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D9         | FIXED_IO_mio[7]    |            | PS_MIO7_500             | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D10        | FIXED_IO_mio[15]   |            | PS_MIO15_500            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D11        | FIXED_IO_mio[17]   |            | PS_MIO29_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D12        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| D13        | FIXED_IO_mio[29]   |            | PS_MIO49_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D14        | FIXED_IO_mio[27]   |            | PS_MIO39_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| D15        | FIXED_IO_mio[22]   |            | PS_MIO34_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| E1         | DDR_dq[8]          |            | PS_DDR_DQ8_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| E2         | DDR_dq[10]         |            | PS_DDR_DQ10_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| E3         | DDR_dq[11]         |            | PS_DDR_DQ11_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| E4         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| E5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| E6         |                    | Dedicated  | VCCBATT_0               | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| E7         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| E8         |                    |            | RSVDGND                 | GND         |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E9         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| E10        |                    |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| E11        |                    | High Range | IO_L2P_T0_AD8P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E12        |                    | High Range | IO_L2N_T0_AD8N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E13        |                    | High Range | IO_L1N_T0_AD0N_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| E14        |                    |            | VCCO_MIO1_501           | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| E15        | FIXED_IO_mio[20]   |            | PS_MIO32_501            | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| F1         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| F2         | DDR_dqs_n[1]       |            | PS_DDR_DQS_N1_502       | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| F3         | DDR_dq[12]         |            | PS_DDR_DQ12_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| F4         |                    |            | PS_DDR_VREF0_502        | PSS IO      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F5         |                    |            | VCCPLL                  | PSS VCCPLL  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F6         |                    | Dedicated  | CFGBVS_0                | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| F7         |                    | Dedicated  | VCCADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| F8         |                    | Dedicated  | GNDADC_0                | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| F9         |                    |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| F10        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| F11        |                    | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| F12        |                    | High Range | IO_L1P_T0_AD0P_35       | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F13        |                    | High Range | IO_L3P_T0_DQS_AD1P_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F14        |                    | High Range | IO_L3N_T0_DQS_AD1N_35   | User IO     |             |      35 |            |      |                     |                      |         |            |           |          |      |                  |
| F15        | iic_0_sda_io       | High Range | IO_L5N_T0_AD9N_35       | BIDIR       | LVCMOS33    |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| G1         | DDR_dq[13]         |            | PS_DDR_DQ13_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| G2         | DDR_dqs_p[1]       |            | PS_DDR_DQS_P1_502       | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| G3         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| G4         |                    |            | RSVDVCC1                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| G6         |                    |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G7         |                    | Dedicated  | VP_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G8         |                    | Dedicated  | VREFN_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G9         |                    | Dedicated  | TCK_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| G10        |                    |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| G11        | BT_RXD_IN          | High Range | IO_L1P_T0_34            | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| G12        | BT_CTS_IN_N        | High Range | IO_L2P_T0_34            | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| G13        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| G14        | BT_TXD_OUT         | High Range | IO_L3P_T0_DQS_PUDC_B_34 | INPUT       | LVCMOS33    |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |
| G15        | iic_0_scl_io       | High Range | IO_L5P_T0_AD9P_35       | BIDIR       | LVCMOS33    |      35 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| H1         | DDR_dq[14]         |            | PS_DDR_DQ14_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| H2         | DDR_dq[15]         |            | PS_DDR_DQ15_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| H3         | FIXED_IO_ddr_vrp   |            | PS_DDR_VRP_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| H4         |                    |            | RSVDVCC3                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H5         |                    |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| H6         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H7         |                    | Dedicated  | VREFP_0                 | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| H8         |                    | Dedicated  | VN_0                    | XADC        |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| H9         |                    |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| H10        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| H11        | WL_SDIO_DAT[1]     | High Range | IO_L6P_T0_34            | BIDIR       | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| H12        | BT_RTS_OUT_N       | High Range | IO_L1N_T0_34            | INPUT       | LVCMOS33    |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |
| H13        | BT_REG_ON          | High Range | IO_L2N_T0_34            | TRISTATE    | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| H14        | BT_HOST_WAKE       | High Range | IO_L3N_T0_DQS_34        | INPUT       | LVCMOS33    |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |
| H15        |                    | High Range | VCCO_35                 | VCCO        |             |      35 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| J1         | DDR_addr[10]       |            | PS_DDR_A10_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J2         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| J3         | FIXED_IO_ddr_vrn   |            | PS_DDR_VRN_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| J4         |                    |            | RSVDVCC2                | Reserved    |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J6         |                    |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J7         |                    | Dedicated  | DXP_0                   | Temp Sensor |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| J8         |                    |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| J9         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| J10        |                    |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| J11        | WL_SDIO_CMD        | High Range | IO_L6N_T0_VREF_34       | BIDIR       | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| J12        |                    | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| J13        | WL_SDIO_DAT[0]     | High Range | IO_L5P_T0_34            | BIDIR       | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| J14        | WL_SDIO_DAT[3]     | High Range | IO_L5N_T0_34            | BIDIR       | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| J15        | WL_SDIO_CLK        | High Range | IO_L4P_T0_34            | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| K1         | DDR_addr[14]       |            | PS_DDR_A14_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K2         | DDR_addr[13]       |            | PS_DDR_A13_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K3         | DDR_odt            |            | PS_DDR_ODT_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| K4         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K5         |                    |            | VCCPINT                 | PSS VCCINT  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| K6         |                    | Dedicated  | PROGRAM_B_0             | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| K7         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K8         |                    | Dedicated  | VCCO_0                  | VCCO        |             |       0 |            |      |                     |                      |   any** |            |           |          |      |                  |
| K9         |                    |            | VCCAUX                  | VCCAUX      |             |         |            |      |                     |                      |    1.80 |            |           |          |      |                  |
| K10        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K11        | WL_REG_ON          | High Range | IO_L11P_T1_SRCC_34      | TRISTATE    | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| K12        | WL_HOST_WAKE       | High Range | IO_L11N_T1_SRCC_34      | INPUT       | LVCMOS33    |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |
| K13        | ALI3_ali_rst_n     | High Range | IO_L10P_T1_34           | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| K14        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| K15        | WL_SDIO_DAT[2]     | High Range | IO_L4N_T0_34            | BIDIR       | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| L1         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L2         | DDR_addr[11]       |            | PS_DDR_A11_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L3         | DDR_cke            |            | PS_DDR_CKE_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L4         | DDR_reset_n        |            | PS_DDR_DRST_B_502       | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| L5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L6         |                    |            | VCCPAUX                 | PSS VCCAUX  |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L7         |                    | Dedicated  | TDI_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| L8         |                    | Dedicated  | TDO_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| L9         |                    | Dedicated  | TMS_0                   | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| L10        |                    |            | VCCINT                  | VCCINT      |             |         |            |      |                     |                      |         |            |           |          |      |                  |
| L11        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| L12        |                    | High Range | IO_L12P_T1_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| L13        |                    | High Range | IO_L10N_T1_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| L14        |                    | High Range | IO_L9P_T1_DQS_34        | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| L15        | ALI3_ali_clk_p     | High Range | IO_L8P_T1_34            | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| M1         | DDR_addr[2]        |            | PS_DDR_A2_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M2         | DDR_addr[12]       |            | PS_DDR_A12_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M3         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| M4         | DDR_addr[3]        |            | PS_DDR_A3_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M5         | DDR_addr[7]        |            | PS_DDR_A7_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M6         | DDR_ba[0]          |            | PS_DDR_BA0_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| M7         |                    | Dedicated  | DONE_0                  | Config      |             |       0 |            |      |                     |                      |         |            |           |          |      |                  |
| M8         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| M9         |                    | High Range | IO_L19P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| M10        | ss_o[0]            | High Range | IO_L21P_T3_DQS_34       | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| M11        |                    | High Range | IO_L21N_T3_DQS_34       | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| M12        |                    | High Range | IO_L12N_T1_MRCC_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| M13        |                    | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| M14        |                    | High Range | IO_L9N_T1_DQS_34        | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| M15        | ALI3_ali_clk_n     | High Range | IO_L8N_T1_34            | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| N1         | DDR_addr[1]        |            | PS_DDR_A1_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N2         | DDR_ck_n           |            | PS_DDR_CKN_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N3         | DDR_ck_p           |            | PS_DDR_CKP_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N4         | DDR_addr[9]        |            | PS_DDR_A9_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N5         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| N6         | DDR_ba[2]          |            | PS_DDR_BA2_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| N7         |                    | High Range | IO_L22P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| N8         |                    | High Range | IO_L22N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| N9         |                    | High Range | IO_L19N_T3_VREF_34      | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| N10        |                    | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| N11        | ALI3_ali_data_p[1] | High Range | IO_L13P_T2_MRCC_34      | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| N12        | ALI3_ali_data_n[1] | High Range | IO_L13N_T2_MRCC_34      | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| N13        |                    | High Range | IO_L7P_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| N14        |                    | High Range | IO_L7N_T1_34            | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| N15        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P1         | DDR_addr[0]        |            | PS_DDR_A0_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P2         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P3         | DDR_addr[4]        |            | PS_DDR_A4_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P4         | DDR_addr[5]        |            | PS_DDR_A5_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P5         | DDR_addr[6]        |            | PS_DDR_A6_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P6         | DDR_addr[8]        |            | PS_DDR_A8_502           | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| P7         |                    | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| P8         |                    | High Range | IO_L23P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| P9         |                    | High Range | IO_L23N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| P10        |                    | High Range | IO_L24P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| P11        | sck_o              | High Range | IO_L16P_T2_34           | OUTPUT      | LVCMOS33    |      34 |         12 | SLOW |                     |            FP_VTT_50 |         | FIXED      |           |          |      | NONE             |
| P12        |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| P13        | ALI3_ali_data_p[0] | High Range | IO_L18P_T2_34           | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| P14        | ALI3_ali_data_n[0] | High Range | IO_L18N_T2_34           | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| P15        | ALI3_ali_data_p[2] | High Range | IO_L15P_T2_DQS_34       | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| R1         | DDR_ba[1]          |            | PS_DDR_BA1_502          | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R2         | DDR_cs_n           |            | PS_DDR_CS_B_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R3         | DDR_we_n           |            | PS_DDR_WE_B_502         | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R4         |                    |            | VCCO_DDR_502            | VCCO        |             |         |            |      |                     |                      |   any** |            |           |          |      |                  |
| R5         | DDR_cas_n          |            | PS_DDR_CAS_B_502        | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R6         | DDR_ras_n          |            | PS_DDR_RAS_B_502        | BIDIR       | LVCMOS18*   |         |         12 | SLOW |                     |            FP_VTT_50 |         | UNFIXED    |           |          |      | NONE             |
| R7         |                    | High Range | IO_L20P_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| R8         |                    | High Range | IO_L20N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| R9         |                    |            | GND                     | GND         |             |         |            |      |                     |                      |     0.0 |            |           |          |      |                  |
| R10        |                    | High Range | IO_L24N_T3_34           | User IO     |             |      34 |            |      |                     |                      |         |            |           |          |      |                  |
| R11        | io1_i              | High Range | IO_L16N_T2_34           | INPUT       | LVCMOS33    |      34 |            |      |                     |                 NONE |         | FIXED      |           |          |      | NONE             |
| R12        | ALI3_ali_data_p[3] | High Range | IO_L17P_T2_34           | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| R13        | ALI3_ali_data_n[3] | High Range | IO_L17N_T2_34           | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
| R14        |                    | High Range | VCCO_34                 | VCCO        |             |      34 |            |      |                     |                      |    3.30 |            |           |          |      |                  |
| R15        | ALI3_ali_data_n[2] | High Range | IO_L15N_T2_DQS_34       | OUTPUT      | TMDS_33     |      34 |            |      |                     |            FP_3.3_50 |         | FIXED      |           |          |      | NONE             |
+------------+--------------------+------------+-------------------------+-------------+-------------+---------+------------+------+---------------------+----------------------+---------+------------+-----------+----------+------+------------------+
* Default value
** Special VCCO requirements may apply. Please consult the device family datasheet for specific guideline on VCCO requirements.


