{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715624353782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715624353783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 12:19:13 2024 " "Processing started: Mon May 13 12:19:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715624353783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715624353783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715624353783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1715624354796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1715624354797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/writeback_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/writeback_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack_Stage_tb " "Found entity 1: WriteBack_Stage_tb" {  } { { "Testbenches/Writeback_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Writeback_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memory_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/memory_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Stage_tb " "Found entity 1: Memory_Stage_tb" {  } { { "Testbenches/Memory_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Memory_Stage_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/execute_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/execute_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_Stage_tb " "Found entity 1: Execute_Stage_tb" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375262 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Decode_Stage_tb.sv(69) " "Verilog HDL Module Instantiation warning at Decode_Stage_tb.sv(69): ignored dangling comma in List of Port Connections" {  } { { "Testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1715624375266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decode_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decode_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Stage_tb " "Found entity 1: Decode_Stage_tb" {  } { { "Testbenches/Decode_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Decode_Stage_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "Testbenches/regfile_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "Testbenches/adder_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/subtractor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/subtractor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_tb " "Found entity 1: subtractor_tb" {  } { { "Testbenches/subtractor_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "Testbenches/ALU_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "signExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "zeroExtend.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend_tb " "Found entity 1: signExtend_tb" {  } { { "Testbenches/signExtend_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/zeroextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/zeroextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend_tb " "Found entity 1: zeroExtend_tb" {  } { { "Testbenches/zeroExtend_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mux_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mux_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_tb " "Found entity 1: mux_2_tb" {  } { { "Testbenches/mux_2_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mux_4_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/mux_4_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_tb " "Found entity 1: mux_4_tb" {  } { { "Testbenches/mux_4_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder " "Found entity 1: PCadder" {  } { { "PCadder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pcadder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/pcadder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCadder_tb " "Found entity 1: PCadder_tb" {  } { { "Testbenches/PCadder_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCregister " "Found entity 1: PCregister" {  } { { "PCregister.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/pcregister_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/pcregister_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCregister_tb " "Found entity 1: PCregister_tb" {  } { { "Testbenches/PCregister_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodermemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory " "Found entity 1: decoderMemory" {  } { { "decoderMemory.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decodermemory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decodermemory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory_tb " "Found entity 1: decoderMemory_tb" {  } { { "Testbenches/decoderMemory_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "FetchDecode_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetchdecode_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetchdecode_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register_tb " "Found entity 1: FetchDecode_register_tb" {  } { { "Testbenches/FetchDecode_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/decodeexecute_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register_tb " "Found entity 1: DecodeExecute_register_tb" {  } { { "Testbenches/DecodeExecute_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "ExecuteMemory_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/executememory_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/executememory_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register_tb " "Found entity 1: ExecuteMemory_register_tb" {  } { { "Testbenches/ExecuteMemory_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/memorywriteback_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/memorywriteback_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register_tb " "Found entity 1: MemoryWriteback_register_tb" {  } { { "Testbenches/MemoryWriteback_register_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalshiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file logicalshiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftLeft " "Found entity 1: LogicalShiftLeft" {  } { { "LogicalShiftLeft.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negation.sv 1 1 " "Found 1 design units, including 1 entities, in source file negation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negation " "Found entity 1: negation" {  } { { "negation.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/logicalshiftleft_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/logicalshiftleft_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftLeft_tb " "Found entity 1: LogicalShiftLeft_tb" {  } { { "Testbenches/LogicalShiftLeft_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/negation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/negation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 negation_tb " "Found entity 1: negation_tb" {  } { { "Testbenches/negation_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "Testbenches/comparator_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit_tb " "Found entity 1: controlUnit_tb" {  } { { "Testbenches/controlUnit_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "Testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_graphic.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_graphic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_graphic " "Found entity 1: generate_graphic" {  } { { "VGA/generate_graphic.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/generate_rectangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/generate_rectangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_rectangle " "Found entity 1: generate_rectangle" {  } { { "VGA/generate_rectangle.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "VGA/pll.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_module " "Found entity 1: vga_module" {  } { { "VGA/vga_module.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rom_testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rom_testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_testbench " "Found entity 1: ROM_testbench" {  } { { "Testbenches/ROM_testbench.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ROM_testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodermemory_3outs.sv 1 1 " "Found 1 design units, including 1 entities, in source file decodermemory_3outs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderMemory_3outs " "Found entity 1: decoderMemory_3outs" {  } { { "decoderMemory_3outs.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory_3outs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram_coordenadas/ram_coordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram_coordenadas/ram_coordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_coordenadas " "Found entity 1: RAM_coordenadas" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_regfile " "Found entity 1: mux_2_regfile" {  } { { "mux_2_regfile.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2_regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "Testbenches/CPU_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624375473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624375473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_addres_or_data Execute_Stage_tb.sv(97) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(97): created implicit net for \"read_addres_or_data\"" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wme_execute Execute_Stage_tb.sv(112) " "Verilog HDL Implicit Net warning at Execute_Stage_tb.sv(112): created implicit net for \"wme_execute\"" {  } { { "Testbenches/Execute_Stage_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Execute_Stage_tb.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs1_source CPU.sv(221) " "Verilog HDL Implicit Net warning at CPU.sv(221): created implicit net for \"rs1_source\"" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readCoordinate CPU.sv(382) " "Verilog HDL Implicit Net warning at CPU.sv(382): created implicit net for \"readCoordinate\"" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 382 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375474 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readCoordinate CPU_tb.sv(387) " "Verilog HDL Implicit Net warning at CPU_tb.sv(387): created implicit net for \"readCoordinate\"" {  } { { "Testbenches/CPU_tb.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/CPU_tb.sv" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375474 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715624375737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CPU.sv(123) " "Verilog HDL assignment warning at CPU.sv(123): truncated value with size 32 to match size of target (16)" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715624375742 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 CPU.sv(172) " "Verilog HDL assignment warning at CPU.sv(172): truncated value with size 4 to match size of target (1)" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715624375745 "|CPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 CPU.sv(174) " "Verilog HDL assignment warning at CPU.sv(174): truncated value with size 4 to match size of target (1)" {  } { { "CPU.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715624375745 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCregister PCregister:PCregister_instance " "Elaborating entity \"PCregister\" for hierarchy \"PCregister:PCregister_instance\"" {  } { { "CPU.sv" "PCregister_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCadder PCadder:PCadder_instance " "Elaborating entity \"PCadder\" for hierarchy \"PCadder:PCadder_instance\"" {  } { { "CPU.sv" "PCadder_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PCadder.sv(5) " "Verilog HDL assignment warning at PCadder.sv(5): truncated value with size 32 to match size of target (16)" {  } { { "PCadder.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715624375807 "|TopModule|PCadder:PCadder_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_2_instance_fetch " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_2_instance_fetch\"" {  } { { "CPU.sv" "mux_2_instance_fetch" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:ROM_instance " "Elaborating entity \"ROM\" for hierarchy \"ROM:ROM_instance\"" {  } { { "CPU.sv" "ROM_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:ROM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM/ROM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:ROM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:ROM_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:ROM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:ROM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624375918 ""}  } { { "Memory/ROM/ROM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1715624375918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4g1 " "Found entity 1: altsyncram_q4g1" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624376055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624376055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4g1 ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated " "Elaborating entity \"altsyncram_q4g1\" for hierarchy \"ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624376159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624376159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_q4g1.tdf" "rden_decode" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624376253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624376253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"ROM:ROM_instance\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_q4g1.tdf" "mux2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_q4g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "CPU.sv" "FetchDecode_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "CPU.sv" "control_unit_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend signExtend:signExtend_instance " "Elaborating entity \"signExtend\" for hierarchy \"signExtend:signExtend_instance\"" {  } { { "CPU.sv" "signExtend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zeroExtend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zeroExtend_instance\"" {  } { { "CPU.sv" "zeroExtend_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_regfile mux_2_regfile:u_mux_2_regfile " "Elaborating entity \"mux_2_regfile\" for hierarchy \"mux_2_regfile:u_mux_2_regfile\"" {  } { { "CPU.sv" "u_mux_2_regfile" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile_instance " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile_instance\"" {  } { { "CPU.sv" "regfile_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:mux_4_instance " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:mux_4_instance\"" {  } { { "CPU.sv" "mux_4_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "CPU.sv" "DecodeExecute_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376664 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "wme_out DecodeExecute_register.sv(23) " "Output port \"wme_out\" at DecodeExecute_register.sv(23) has no driver" {  } { { "DecodeExecute_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715624376666 "|TopModule|CPU:CPU|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_instance\"" {  } { { "CPU.sv" "ALU_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:ALU_instance\|adder:u_adder " "Elaborating entity \"adder\" for hierarchy \"ALU:ALU_instance\|adder:u_adder\"" {  } { { "ALU.sv" "u_adder" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor ALU:ALU_instance\|subtractor:u_subtractor " "Elaborating entity \"subtractor\" for hierarchy \"ALU:ALU_instance\|subtractor:u_subtractor\"" {  } { { "ALU.sv" "u_subtractor" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalShiftLeft ALU:ALU_instance\|LogicalShiftLeft:LogicalShiftLeft_inst " "Elaborating entity \"LogicalShiftLeft\" for hierarchy \"ALU:ALU_instance\|LogicalShiftLeft:LogicalShiftLeft_inst\"" {  } { { "ALU.sv" "LogicalShiftLeft_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negation ALU:ALU_instance\|negation:negation_inst " "Elaborating entity \"negation\" for hierarchy \"ALU:ALU_instance\|negation:negation_inst\"" {  } { { "ALU.sv" "negation_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 negation.sv(6) " "Verilog HDL assignment warning at negation.sv(6): truncated value with size 32 to match size of target (16)" {  } { { "negation.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1715624376707 "|TopModule|ALU:ALU_instance|negation:negation_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator ALU:ALU_instance\|comparator:comparator_inst " "Elaborating entity \"comparator\" for hierarchy \"ALU:ALU_instance\|comparator:comparator_inst\"" {  } { { "ALU.sv" "comparator_inst" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderMemory decoderMemory:decoder_instance " "Elaborating entity \"decoderMemory\" for hierarchy \"decoderMemory:decoder_instance\"" {  } { { "CPU.sv" "decoder_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "CPU.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderMemory_3outs decoderMemory_3outs:decoderMemory_3outs_instance " "Elaborating entity \"decoderMemory_3outs\" for hierarchy \"decoderMemory_3outs:decoderMemory_3outs_instance\"" {  } { { "CPU.sv" "decoderMemory_3outs_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_coordenadas RAM_coordenadas:ram_coordenadas_instance " "Elaborating entity \"RAM_coordenadas\" for hierarchy \"RAM_coordenadas:ram_coordenadas_instance\"" {  } { { "CPU.sv" "ram_coordenadas_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM_coordenadas.mif " "Parameter \"init_file\" = \"./RAM_coordenadas.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376753 ""}  } { { "Memory/RAM_coordenadas/RAM_coordenadas.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM_coordenadas/RAM_coordenadas.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1715624376753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngp1 " "Found entity 1: altsyncram_ngp1" {  } { { "db/altsyncram_ngp1.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_ngp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624376854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624376854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngp1 RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_ngp1:auto_generated " "Elaborating entity \"altsyncram_ngp1\" for hierarchy \"RAM_coordenadas:ram_coordenadas_instance\|altsyncram:altsyncram_component\|altsyncram_ngp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_instance\"" {  } { { "CPU.sv" "ram_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM/RAM.v" "altsyncram_component" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1715624376921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM.mif " "Parameter \"init_file\" = \"./RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624376922 ""}  } { { "Memory/RAM/RAM.v" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1715624376922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7np2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7np2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7np2 " "Found entity 1: altsyncram_7np2" {  } { { "db/altsyncram_7np2.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624377050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624377050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7np2 RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated " "Elaborating entity \"altsyncram_7np2\" for hierarchy \"RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624377051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624377151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624377151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_7np2.tdf" "decode2" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624377152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715624377247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715624377247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:ram_instance\|altsyncram:altsyncram_component\|altsyncram_7np2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_7np2.tdf" "mux4" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_7np2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624377248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "CPU.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1715624377448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wre MemoryWriteback_register.sv(30) " "Verilog HDL or VHDL warning at MemoryWriteback_register.sv(30): object \"wre\" assigned a value but never read" {  } { { "MemoryWriteback_register.sv" "" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715624377450 "|TopModule|CPU:CPU|MemoryWriteback_register:MemoryWriteback_register_instance"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377623 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377626 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377629 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377635 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377638 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377643 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377652 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377655 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377659 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377663 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377667 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377679 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377685 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377689 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[15\] " "Net \"reg_dest_data_execute\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[14\] " "Net \"reg_dest_data_execute\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[13\] " "Net \"reg_dest_data_execute\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[12\] " "Net \"reg_dest_data_execute\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[11\] " "Net \"reg_dest_data_execute\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[10\] " "Net \"reg_dest_data_execute\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[9\] " "Net \"reg_dest_data_execute\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[8\] " "Net \"reg_dest_data_execute\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[7\] " "Net \"reg_dest_data_execute\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[6\] " "Net \"reg_dest_data_execute\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[5\] " "Net \"reg_dest_data_execute\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_execute\[4\] " "Net \"reg_dest_data_execute\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_execute\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[15\] " "Net \"reg_dest_data_memory\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[14\] " "Net \"reg_dest_data_memory\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[13\] " "Net \"reg_dest_data_memory\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[12\] " "Net \"reg_dest_data_memory\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[11\] " "Net \"reg_dest_data_memory\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[10\] " "Net \"reg_dest_data_memory\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[9\] " "Net \"reg_dest_data_memory\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[8\] " "Net \"reg_dest_data_memory\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[7\] " "Net \"reg_dest_data_memory\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[6\] " "Net \"reg_dest_data_memory\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[5\] " "Net \"reg_dest_data_memory\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_data_memory\[4\] " "Net \"reg_dest_data_memory\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_data_memory\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[15\] " "Net \"reg_dest_mux_out\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[15\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[14\] " "Net \"reg_dest_mux_out\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[14\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[13\] " "Net \"reg_dest_mux_out\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[13\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[12\] " "Net \"reg_dest_mux_out\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[12\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[11\] " "Net \"reg_dest_mux_out\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[11\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[10\] " "Net \"reg_dest_mux_out\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[10\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[9\] " "Net \"reg_dest_mux_out\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[9\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[8\] " "Net \"reg_dest_mux_out\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[8\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[7\] " "Net \"reg_dest_mux_out\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[7\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[6\] " "Net \"reg_dest_mux_out\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[6\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[5\] " "Net \"reg_dest_mux_out\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[5\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reg_dest_mux_out\[4\] " "Net \"reg_dest_mux_out\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.sv" "reg_dest_mux_out\[4\]" { Text "C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/CPU.sv" 53 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715624377693 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1715624377887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 475 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 475 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715624378072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 12:19:38 2024 " "Processing ended: Mon May 13 12:19:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715624378072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715624378072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715624378072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715624378072 ""}
