# vsim -coverage -vopt work.tb_spi_top -c -do "coverage save -onexit -directive -codeAll cov_report.ucdb;run -all;quit" -l sim.log 
# Start time: 11:37:07 on Aug 17,2021
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb_spi_top(fast)
# Loading work.wb_master_model(fast)
# Loading work.spi_top(fast)
# Loading work.spi_clgen(fast)
# Loading work.spi_shift(fast)
# Loading work.spi_slave_model(fast)
# coverage save -onexit -directive -codeAll cov_report.ucdb
# run -all
# 
# status:                    0 Testbench started
# 
# 
# status:                19500 done reset
# status:                28600 programmed registers
# status:                36600 verified registers
# status:                38600 generate transfer:  8 bit, msb first, tx posedge, rx negedge
# status:                61600 transfer completed: ok
# status:                67600 generate transfer:  8 bit, msb first, tx negedge, rx posedge
# status:                90600 transfer completed: ok
# status:                96600 generate transfer: 16 bit, lsb first, tx negedge, rx posedge
# status:               134600 transfer completed: ok
# status:               142600 generate transfer: 64 bit, lsb first, tx posedge, rx negedge
# status:               279600 transfer completed: ok
# status:               291600 generate transfer: 128 bit, msb first, tx posedge, rx negedge
# status:               563600 transfer completed: ok
# status:               569600 generate transfer: 32 bit, msb first, tx negedge, rx posedge, ie
# status:               639500 transfer completed: ok
# status:               645600 generate transfer: 32 bit, msb first, tx posedge, rx negedge, ie, ass
# status:               715500 transfer completed: ok
# status:               721600 generate transfer: 1 bit, msb first, tx posedge, rx negedge, ie, ass
# status:               729500 transfer completed: ok
# 
# 
# status:               729500 Testbench done
# report (deaddead)
# exit (00000000)
# ** Note: $stop    : ../bench/verilog/tb_spi_top.v(334)
#    Time: 32295 ns  Iteration: 0  Instance: /tb_spi_top
# Break in Module tb_spi_top at ../bench/verilog/tb_spi_top.v line 334
# Stopped at ../bench/verilog/tb_spi_top.v line 334
# quit
# Saving coverage database on exit...
# End time: 11:37:14 on Aug 17,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
