[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BHT|BHT>io_valid",
    "sources":[
      "~BHT|BHT>io_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BHT|BHT>io_bht_pred_pc",
    "sources":[
      "~BHT|BHT>io_pc"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BHT|BHT>io_match",
    "sources":[
      "~BHT|BHT>io_pc"
    ]
  }
]