[{"question":"Which of the following is NOT a basic function of a computer?","answers":["Programming","Data movement","Data storage","Data processing"],"correct_answer_indices":[0],"correct_answers":["Programming"]},{"question":"Which of the following is NOT a main structural component of a computer system?","answers":["Input/output (I/O)","Main memory","Central processing unit (CPU)","Software"],"correct_answer_indices":[3],"correct_answers":["Software"]},{"question":"Which of the following is the heart of a CPU?","answers":["Control unit","CPU interconnection","Register","Arithmetic and logic unit (ALU)"],"correct_answer_indices":[3],"correct_answers":["Arithmetic and logic unit (ALU)"]},{"question":"Which of the following is NOT a component of a CPU?","answers":["Register","Arithmetic and logic unit (ALU)","Control unit","Main memory"],"correct_answer_indices":[3],"correct_answers":["Main memory"]},{"question":"Which of the following best describes computer organization?","answers":["Those attributes that have a direct impact on the logical execution of a program","The hardware design of the computer","The way the hardware components operate and the way they are connected together to form the computer system","The structure and behavior of the computer as seen by the user"],"correct_answer_indices":[2],"correct_answers":["The way the hardware components operate and the way they are connected together to form the computer system"]},{"question":"Which of the following best describes computer architecture?","answers":["Those attributes that have a direct impact on the logical execution of a program","The structure and behavior of the computer as seen by the user","The way the hardware components operate and the way they are connected together to form the computer system","The hardware design of the computer"],"correct_answer_indices":[0],"correct_answers":["Those attributes that have a direct impact on the logical execution of a program"]},{"question":"Which of the following is denoted by '+' in Boolean algebra?","answers":["Boolean sum","Boolean product","Complementation","None of the above"],"correct_answer_indices":[0],"correct_answers":["Boolean sum"]},{"question":"What are the basic logic operations used in Boolean algebra?","answers":["Complementation, Boolean sum, Boolean product","AND, OR","XOR, XNOR","AND, OR, NOT"],"correct_answer_indices":[0],"correct_answers":["Complementation, Boolean sum, Boolean product"]},{"question":"What is the output of 1 + 1 in Boolean algebra?","answers":["False","0","1","True"],"correct_answer_indices":[2],"correct_answers":["1"]},{"question":"What is the output of 1 . 0 in Boolean algebra?","answers":["False","1","True","0"],"correct_answer_indices":[3],"correct_answers":["0"]},{"question":"What is the output of 1 ・ 1 + (0 + 1) in Boolean algebra?","answers":["1","False","True","0"],"correct_answer_indices":[0],"correct_answers":["1"]},{"question":"What is the output of (1 + 0) in Boolean algebra?","answers":["1","0","False","True"],"correct_answer_indices":[0],"correct_answers":["1"]},{"question":"Which of the following is NOT a structural component of a processor?","answers":["Control unit","Register","Arithmetic and logic unit (ALU)","Main memory"],"correct_answer_indices":[3],"correct_answers":["Main memory"]},{"question":"Which of the following provides storage internal to the CPU?","answers":["Arithmetic and logic unit (ALU)","Register","Control unit","Main memory"],"correct_answer_indices":[1],"correct_answers":["Register"]},{"question":"Which of the following controls the operation of the CPU?","answers":["Register","Control unit","Main memory","Arithmetic and logic unit (ALU)"],"correct_answer_indices":[1],"correct_answers":["Control unit"]},{"question":"Which of the following performs the computer's data processing functions?","answers":["Register","Main memory","Arithmetic and logic unit (ALU)","Control unit"],"correct_answer_indices":[2],"correct_answers":["Arithmetic and logic unit (ALU)"]},{"question":"What is data movement in a computer system?","answers":["The ability of the computer to process data","The ability of the computer to move data between itself and the outside world","The ability of the computer to store data","The ability of the computer to control other components"],"correct_answer_indices":[1],"correct_answers":["The ability of the computer to move data between itself and the outside world"]},{"question":"What is control in a computer system?","answers":["The ability of the computer to store data","The ability of individuals who provide the computer with instructions to ultimately exercise control","The ability of the computer to process data","The ability of the computer to move data"],"correct_answer_indices":[1],"correct_answers":["The ability of individuals who provide the computer with instructions to ultimately exercise control"]},{"question":"What is data storage in a computer system?","answers":["The ability of the computer system to store processed data","The ability of individuals who provide the computer with instructions to ultimately exercise control","The ability of the computer to move data","The ability of the computer to process data"],"correct_answer_indices":[0],"correct_answers":["The ability of the computer system to store processed data"]},{"question":"What is data processing in a computer system?","answers":["The ability of the computer to move data","The ability of individuals who provide the computer with instructions to ultimately exercise control","The ability of the computer to process input data","The ability of the computer system to store processed data"],"correct_answer_indices":[2],"correct_answers":["The ability of the computer to process input data"]},{"question":"Computer architecture is concerned with ________","answers":["Those attributes that have a direct impact on the logical execution of a program","The structure and behavior of the computer as seen by the user","The way the hardware components operate and the way they are connected together to form the computer system","The hardware design of the computer"],"correct_answer_indices":[1],"correct_answers":["The structure and behavior of the computer as seen by the user"]},{"question":"Computer design is concerned with ________","answers":["The structure and behavior of the computer as seen by the user","The way the hardware components operate and the way they are connected together to form the computer system","The hardware design of the computer","Those attributes that have a direct impact on the logical execution of a program"],"correct_answer_indices":[2],"correct_answers":["The hardware design of the computer"]},{"question":"What is the truth table value of A + B when A=1 and B=0?","answers":["False","1","0","True"],"correct_answer_indices":[1],"correct_answers":["1"]},{"question":"What is the truth table value of A . B when A=1 and B=0?","answers":["1","0","False","True"],"correct_answer_indices":[1],"correct_answers":["0"]},{"question":"What is complementation in Boolean algebra?","answers":["Boolean sum","None of the above","Negation of an element","Boolean product"],"correct_answer_indices":[2],"correct_answers":["Negation of an element"]},{"question":"What allows the computer to add, subtract and perform basic logical operations?","answers":["Register","Control unit","Main memory","Arithmetic and logic unit (ALU)"],"correct_answer_indices":[3],"correct_answers":["Arithmetic and logic unit (ALU)"]},{"question":"Which of the following is a basic block of hardware that produces signals of binary 1 or 0?","answers":["Gates","Contorl unit","Memory","Processors"],"correct_answer_indices":[0],"correct_answers":["Gates"]},{"question":"What does R2 ← Rl denote from register transfer?","answers":["A transfer of the content of register R2 into register Rl.","An addition of the content of registers Rl and R2.","No transfer between registers.","A transfer of the content of register Rl into register R2."],"correct_answer_indices":[3],"correct_answers":["A transfer of the content of register Rl into register R2."]},{"question":"Which of the following is NOT a type of register discussed in the study session?","answers":["Instruction register","Accumulator","Processor","Memory buffer register"],"correct_answer_indices":[2],"correct_answers":["Processor"]},{"question":"What is a decoder?","answers":["A combinational circuit that converts 2n coded inputs to binary information.","A digital circuit that performs the inverse operation of an encoder.","A combinational circuit that converts binary information from the n coded inputs to a maximum of 2n unique outputs.","Specifies the address in memory of the word to be written from or read into the MBR."],"correct_answer_indices":[2],"correct_answers":["A combinational circuit that converts binary information from the n coded inputs to a maximum of 2n unique outputs."]},{"question":"What is an encoder?","answers":["Contains the 8-bit op-code instruction being executed.","A digital circuit that performs the inverse operation of a decoder.","Specifies the address in memory of the word to be written from or read into the MBR.","Converts binary information from the n coded inputs to a maximum of 2n unique outputs."],"correct_answer_indices":[1],"correct_answers":["A digital circuit that performs the inverse operation of a decoder."]},{"question":"What are the three ways that energy can be coupled from an IC to surrounding structures?","answers":["Conducted on two or more pins; Electric field coupled; Magnetic field coupled","Resistance, Capacitance, Inductance","Current, Voltage, Power","Conduction, Convection, Radiation"],"correct_answer_indices":[0],"correct_answers":["Conducted on two or more pins; Electric field coupled; Magnetic field coupled"]},{"question":"What does branch prediction do?","answers":["Looks behind in the instruction code fetched from memory.","The processor looks ahead in the instruction code fetched from memory and predicts which branches, or groups of instructions, are likely to be processed next.","Analyses data dependency between instructions.","Speculatively executes instructions ahead of their appearance."],"correct_answer_indices":[1],"correct_answers":["The processor looks ahead in the instruction code fetched from memory and predicts which branches, or groups of instructions, are likely to be processed next."]},{"question":"What is stored in the Memory Buffer Register (MBR)?","answers":["Contains the address of the next instruction-pair to be fetched from memory","It contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit.","Specifies the address in memory of the word to be written from or read into the MBR","Employed to hold temporarily the right-hand instruction from a word in memory"],"correct_answer_indices":[1],"correct_answers":["It contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit."]},{"question":"What is stored in the Instruction Register (IR)?","answers":["Specifies the address in memory of the word to be written from or read into the MBR","It contains the 8-bit op-code instruction being executed.","Contains a word to be stored in memory or sent to the I/O unit","Employed to hold temporarily the right-hand instruction from a word in memory"],"correct_answer_indices":[1],"correct_answers":["It contains the 8-bit op-code instruction being executed."]},{"question":"What is the purpose of data flow analysis in processors?","answers":["Speculatively executes instructions ahead of their appearance.","Looks ahead in the instruction code fetched from memory.","The processor analyses which instructions are dependent on each other’s results, or data, to create an optimized schedule of instructions.","Predicts which branches are likely to be processed next."],"correct_answer_indices":[2],"correct_answers":["The processor analyses which instructions are dependent on each other’s results, or data, to create an optimized schedule of instructions."]},{"question":"What is stored in the Memory Address Register (MAR)?","answers":["Contains the 8-bit op-code instruction being executed","It specifies the address in memory of the word to be written from or read into the MBR.","Contains a word to be stored in memory or sent to the I/O unit","Employed to hold temporarily the right-hand instruction from a word in memory"],"correct_answer_indices":[1],"correct_answers":["It specifies the address in memory of the word to be written from or read into the MBR."]},{"question":"What is stored in the Instruction Buffer Register (IBR)?","answers":["Contains a word to be stored in memory or sent to the I/O unit","Specifies the address in memory of the word to be written from or read into the MBR","Contains the 8-bit op-code instruction being executed","It is employed to hold temporarily the right-hand instruction from a word in memory."],"correct_answer_indices":[3],"correct_answers":["It is employed to hold temporarily the right-hand instruction from a word in memory."]},{"question":"What is stored in the Program Counter (PC)?","answers":["Specifies the address in memory of the word to be written from or read into the MBR.","Contains a word to be stored in memory or sent to the I/O unit","It contains the address of the next instruction-pair to be fetched from memory.","Employed to hold temporarily the right-hand instruction from a word in memory"],"correct_answer_indices":[2],"correct_answers":["It contains the address of the next instruction-pair to be fetched from memory."]},{"question":"What does speculative execution do in processors?","answers":["Using branch prediction and data flow analysis, some processors speculatively execute instructions ahead of their actual appearance in the program execution, holding the results in temporary locations.","Predicts which branches are likely to be processed next.","The processor analyses which instructions are dependent on each other’s results, or data","Looks ahead in the instruction code fetched from memory."],"correct_answer_indices":[0],"correct_answers":["Using branch prediction and data flow analysis, some processors speculatively execute instructions ahead of their actual appearance in the program execution, holding the results in temporary locations."]},{"question":"What is the purpose of microprocessor-based systems?","answers":["Speculatively execute instructions ahead of their appearance.","Microprocessor-based systems can perform tasks like image processing, speech recognition, videoconferencing, multimedia authoring, voice and video annotation of files, simulation modelling.","Analyses data dependency between instructions.","Contain digital components like registers, decoders, arithmetic elements."],"correct_answer_indices":[1],"correct_answers":["Microprocessor-based systems can perform tasks like image processing, speech recognition, videoconferencing, multimedia authoring, voice and video annotation of files, simulation modelling."]},{"question":"What are two registers employed to hold temporarily operands and results of ALU operations?","answers":["Program counter (PC) and Memory buffer register (MBR)","Accumulator (AC) and multiplier quotient (MQ)","Instruction register (IR) and Instruction buffer register (IBR)","Memory buffer register (MBR) and Memory address register (MAR)"],"correct_answer_indices":[1],"correct_answers":["Accumulator (AC) and multiplier quotient (MQ)"]},{"question":"What is an integrated circuit (IC)?","answers":["A digital circuit that performs the inverse operation of a decoder.","A combinational circuit that converts binary information.","A small silicon semiconductor crystal, called a chip, containing the electronic components for digital gates.","Specifies the address in memory of the word to be written from or read into the MBR."],"correct_answer_indices":[2],"correct_answers":["A small silicon semiconductor crystal, called a chip, containing the electronic components for digital gates."]},{"question":"What does the arrow symbol (→) denote in register transfer language?","answers":["Separate two operations","Letters and numerals denote a register","Parentheses part of register","Denote transfer of information"],"correct_answer_indices":[3],"correct_answers":["Denote transfer of information"]},{"question":"What is a multiplexer?","answers":["Performs the inverse operation of a decoder.","A combinational circuit that receives binary information from one of 2n input data lines and directs it to a single output line.","Converts binary information from the n coded inputs to a maximum of 2n unique outputs.","Contains the 8-bit op-code instruction being executed."],"correct_answer_indices":[1],"correct_answers":["A combinational circuit that receives binary information from one of 2n input data lines and directs it to a single output line."]},{"question":"What is the purpose of a common bus system?","answers":["Converts binary information from inputs to unique outputs.","Specifies the address in memory of word written/read into MBR.","A more efficient scheme for transferring information between common bus registers in a multiple-register configuration.","Performs the inverse operation of a decoder."],"correct_answer_indices":[2],"correct_answers":["A more efficient scheme for transferring information between common bus registers in a multiple-register configuration."]},{"question":"What does the statement 'R3 ← R2' denote?","answers":["An addition of contents of R2 and R3.","A transfer of the content of register R2 into register R3.","A transfer of content of R3 into R2.","No transfer between registers."],"correct_answer_indices":[1],"correct_answers":["A transfer of the content of register R2 into register R3."]},{"question":"What are three state buffers used for in bus systems?","answers":["To direct binary information to output line","To specify address of word written/read into MBR","To convert inputs to unique outputs","Three state buffers are used to isolate unused lines on the bus so that multiple devices can share the bus lines."],"correct_answer_indices":[3],"correct_answers":["Three state buffers are used to isolate unused lines on the bus so that multiple devices can share the bus lines."]},{"question":"What does a memory transfer read operation do?","answers":["DR ← DR","M[AR] ← DR","AR ← DR","DR ← M[AR]"],"correct_answer_indices":[3],"correct_answers":["DR ← M[AR]"]},{"question":"What are the modules that are constructed from digital components as discussed in the passage?","answers":["Memory","Registers, Decoders, Arithmetic elements, Control logic","Control unit","Processor"],"correct_answer_indices":[1],"correct_answers":["Registers, Decoders, Arithmetic elements, Control logic"]},{"question":"What does a micro operation refer to as per the given text?","answers":["A high level operation","Data transfer between memory and registers","Control of basic operations","An elementary operation performed on the information stored in one or more registers"],"correct_answer_indices":[3],"correct_answers":["An elementary operation performed on the information stored in one or more registers"]},{"question":"What does the statement 'R2 ← R1' denote as per the passage?","answers":["Addition of contents of R1 and R2","Multiplication of R1 and R2","A transfer of the content of register R1 into register R2","Subtraction of R1 from R2"],"correct_answer_indices":[2],"correct_answers":["A transfer of the content of register R1 into register R2"]},{"question":"According to the passage, control unit and ALU contain storage locations called _______","answers":["Control logic","registers","Memory","Processor"],"correct_answer_indices":[1],"correct_answers":["registers"]},{"question":"What does Memory Address Register(MAR) specify as per the passage?","answers":["Address of data","Address of next instruction","The address in memory of the word to be written from or read into the MBR","Address of instruction"],"correct_answer_indices":[2],"correct_answers":["The address in memory of the word to be written from or read into the MBR"]},{"question":"What does Instruction Buffer Register(IBR) do as per the passage?","answers":["It acts as temporary memory","It holds program instructions","It is employed to hold temporarily the right-hand instruction from a word in memory","It controls instruction execution"],"correct_answer_indices":[2],"correct_answers":["It is employed to hold temporarily the right-hand instruction from a word in memory"]},{"question":"What are the three ways that energy can be coupled from an IC to surrounding structures according to the passage?","answers":["Electrical, Optical, Magnetic","Conduction, Convection, Radiation","Conducted on two or more pins, Electric field coupled, Magnetic field coupled","Chemical, Electrical, Heat"],"correct_answer_indices":[2],"correct_answers":["Conducted on two or more pins, Electric field coupled, Magnetic field coupled"]},{"question":"According to the passage, an integrated circuit(IC) is a small silicon semiconductor crystal called _______","answers":["Substrate","Wafer","Chips","Die"],"correct_answer_indices":[2],"correct_answers":["Chips"]},{"question":"As per the passage, an encoder is a digital circuit that performs the _______ operation of a decoder","answers":["inverse","Similar","Complementary","Adjacent"],"correct_answer_indices":[0],"correct_answers":["inverse"]},{"question":"What is a decoder according to the passage?","answers":["A combinational circuit that converts binary information from the n coded inputs to a maximum of 2n unique outputs","A data processing unit","A logic gate","An arithmetic logic unit"],"correct_answer_indices":[0],"correct_answers":["A combinational circuit that converts binary information from the n coded inputs to a maximum of 2n unique outputs"]},{"question":"What is a multiplexer as per the given text?","answers":["A combinational circuit that receives binary information from one of 2n input data lines and directs it to a single output line","A switch","A decoder","A demultiplexer"],"correct_answer_indices":[0],"correct_answers":["A combinational circuit that receives binary information from one of 2n input data lines and directs it to a single output line"]},{"question":"According to the passage, branch prediction helps in _______","answers":["Decreasing workload","Increasing execution time","Increasing the amount of work available for the processor to execute","Decreasing processor speed"],"correct_answer_indices":[2],"correct_answers":["Increasing the amount of work available for the processor to execute"]},{"question":"As per the passage, data flow analysis is done by the processor to _______","answers":["Create an optimized schedule of instructions","Schedule execution","Predict data dependency","Analyze instruction flow"],"correct_answer_indices":[0],"correct_answers":["Create an optimized schedule of instructions"]},{"question":"Speculative execution holds temporarily executed instruction results in _______ as per the passage","answers":["Registers","Temporary locations","Main memory","Cache"],"correct_answer_indices":[1],"correct_answers":["Temporary locations"]},{"question":"What does the Memory Buffer Register(MBR) do as per the passage?","answers":["It controls data transfer","It holds data and instructions","It acts as a temporary memory","It contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit"],"correct_answer_indices":[3],"correct_answers":["It contains a word to be stored in memory or sent to the I/O unit, or is used to receive a word from memory or from the I/O unit"]},{"question":"As per the passage, what does the Instruction Register(IR) contain?","answers":["Data word","Address of instruction","Instruction word","The 8-bit op-code instruction being executed"],"correct_answer_indices":[3],"correct_answers":["The 8-bit op-code instruction being executed"]},{"question":"Which of the following is NOT one of the techniques used in contemporary processors according to the passage?","answers":["Data flow analysis","Speculative execution","Branch prediction","Data compression"],"correct_answer_indices":[3],"correct_answers":["Data compression"]},{"question":"According to the passage, the performance gap between processor and memory causes the processor to _______","answers":["Slow down","Stall in a wait state","Crash","Halt"],"correct_answer_indices":[1],"correct_answers":["Stall in a wait state"]},{"question":"The passage mentions that computer miracles today are possible due to sophisticated techniques for squeezing performance and the _______ building blocks","answers":["Virtually the same","Advanced","Completely new","Enhanced"],"correct_answer_indices":[0],"correct_answers":["Virtually the same"]},{"question":"As per the passage, anything that gets in the way of the smooth flow of instructions undermines the _______ of the processor","answers":["Performance","Efficiency","Power","Speed"],"correct_answer_indices":[2],"correct_answers":["Power"]},{"question":"The passage states that the interface between processor and main memory is responsible for carrying a _______ flow of program instructions and data","answers":["Bursty","Synchronized","Constant","Periodic"],"correct_answer_indices":[2],"correct_answers":["Constant"]},{"question":"What are the most important characteristics of memory as discussed in this study session?","answers":["Performance and Organizational Structure","Capacity and Access Method","Location and Access Time","Capacity and Performance"],"correct_answer_indices":[3],"correct_answers":["Capacity and Performance"]},{"question":"What is the unit of transfer for internal memory?","answers":["The number of electrical lines into and out of the memory module","64, 128, or 256 bits","Bytes (1 byte = 8 bits)","The word length"],"correct_answer_indices":[0],"correct_answers":["The number of electrical lines into and out of the memory module"]},{"question":"Which type of memory organizes data into units called records and requires access to be made in a specific linear sequence?","answers":["Associative access","Sequential access","Random access","Direct access"],"correct_answer_indices":[1],"correct_answers":["Sequential access"]},{"question":"What is the term for a random access type of memory that enables comparison of desired bit locations within a word for a specified match?","answers":["Associative","Direct","Sequential","Random"],"correct_answer_indices":[0],"correct_answers":["Associative"]},{"question":"What is the performance parameter that measures the time it takes to perform a read or write operation in random-access memory?","answers":["Addressable units","Transfer rate","Access time","Cycle time"],"correct_answer_indices":[2],"correct_answers":["Access time"]},{"question":"In the memory hierarchy, as you go down the hierarchy, which of the following occurs?","answers":["Increasing access time","Increasing cost per bit","Increasing capacity","Decreasing frequency of access by the processor"],"correct_answer_indices":[2],"correct_answers":["Increasing capacity"]},{"question":"What type of memory is designed to give memory speed approaching that of the fastest memories available?","answers":["Cache memory","Register memory","Main memory","External memory"],"correct_answer_indices":[0],"correct_answers":["Cache memory"]},{"question":"Which type of cache organization consists of a relatively large and slow main memory together with a smaller, faster cache memory?","answers":["Single cache","Three-level cache","Set-associative cache","Direct-mapped cache"],"correct_answer_indices":[0],"correct_answers":["Single cache"]},{"question":"What is the advantage of a logical cache over a physical cache?","answers":["Logical cache consumes less power than physical cache","Logical cache is cheaper to manufacture than physical cache","Logical cache has higher capacity than physical cache","Cache speed is faster in logical cache as cache can respond before the address translation is performed"],"correct_answer_indices":[3],"correct_answers":["Cache speed is faster in logical cache as cache can respond before the address translation is performed"]},{"question":"What are the elements of cache design?","answers":["Cache Addresses, Cache Line Size, Replacement Policy, Write-back Policy, Number of levels, Cache Performance","Cache Addresses, Cache Size Mapping Function, Replacement Algorithm, Write Policy, Line Size, Number of caches","Cache Capacity, Cache Data Type, Line Length, Replacement Algorithm, Write Policy, Number of caches","Cache Size, Cache Mapping Policy, Line Replacement, Write-back Policy, Number of levels, Cache Performance"],"correct_answer_indices":[1],"correct_answers":["Cache Addresses, Cache Size Mapping Function, Replacement Algorithm, Write Policy, Line Size, Number of caches"]},{"question":"Cache memory is often located in which memory subsystem of a computer system?","answers":["External","Main","Peripheral","Internal"],"correct_answer_indices":[3],"correct_answers":["Internal"]},{"question":"Which type of access method organizes memory into units of data called records and requires access to be made in a specific linear sequence?","answers":["Sequential access","Direct access","Associative access","Random access"],"correct_answer_indices":[0],"correct_answers":["Sequential access"]},{"question":"Which performance parameter is equal to the access time plus any additional time required before a second access can commence?","answers":["Memory cycle time","Addressable units","Access time","Transfer rate"],"correct_answer_indices":[0],"correct_answers":["Memory cycle time"]},{"question":"What is the unit of transfer for main memory?","answers":["Bytes (1 byte = 8 bits)","The number of addressable units","The word length","The number of bits read out of or written into memory at a time"],"correct_answer_indices":[3],"correct_answers":["The number of bits read out of or written into memory at a time"]},{"question":"Which type of access method has a unique, physically wired-in addressing mechanism for each addressable location in memory?","answers":["Associative access","Sequential access","Random access","Direct access"],"correct_answer_indices":[2],"correct_answers":["Random access"]},{"question":"What is the disadvantage of a logical cache compared to a physical cache?","answers":["Most virtual memory systems have the same virtual memory address space for each application","Logical cache has lower capacity than physical cache","Logical cache consumes more power than physical cache","Logical cache has slower performance than physical cache"],"correct_answer_indices":[0],"correct_answers":["Most virtual memory systems have the same virtual memory address space for each application"]},{"question":"Which type of cache organization consists of a single cache memory?","answers":["Unified cache","Split cache","Set-associative cache","Two-level cache"],"correct_answer_indices":[0],"correct_answers":["Unified cache"]},{"question":"Which cache memory is used in the Pentium 4 architecture?","answers":["Set-associative cache","Three-level cache","Direct-mapped cache","Single cache"],"correct_answer_indices":[1],"correct_answers":["Three-level cache"]},{"question":"What is the replacement algorithm used in the level 1 cache of Pentium 4?","answers":["Least frequently used (LFU)","Random","Least recently used (LRU)","First in first out (FIFO)"],"correct_answer_indices":[2],"correct_answers":["Least recently used (LRU)"]},{"question":"What is the size of the level 1 cache in the Pentium 4 architecture?","answers":["8KB","64KB","32KB","16KB"],"correct_answer_indices":[0],"correct_answers":["8KB"]},{"question":"What type of cache organization is used in the level 2 cache of the Pentium 4 architecture?","answers":["Direct-mapped cache","Unified cache","Single cache","Split cache"],"correct_answer_indices":[1],"correct_answers":["Unified cache"]},{"question":"What is the line size of the level 2 cache in the Pentium 4 architecture?","answers":["512 bytes","128 bytes","256 bytes","64 bytes"],"correct_answer_indices":[1],"correct_answers":["128 bytes"]},{"question":"Which performance enhancement technology is used in the Pentium 4 architecture?","answers":["Multiple Core Technology","Simultaneous Multithreading Technology","Superscalar Technology","Hyper-Pipelined Technology"],"correct_answer_indices":[3],"correct_answers":["Hyper-Pipelined Technology"]},{"question":"How many instructions can run simultaneously in the 20-stage pipeline of the Pentium 4?","answers":["10","15","25","20"],"correct_answer_indices":[3],"correct_answers":["20"]},{"question":"What is the write policy of the level 1 data cache in the Pentium 4 architecture?","answers":["Write once","Write after reading","Write through","Write back"],"correct_answer_indices":[3],"correct_answers":["Write back"]},{"question":"What type of cache is used for instructions in the Pentium 4 architecture?","answers":["Set-associative cache","Direct-mapped cache","Unified cache","Trace cache"],"correct_answer_indices":[3],"correct_answers":["Trace cache"]},{"question":"What is the size of the level 2 cache in the Pentium 4 architecture?","answers":["256KB","128KB","1MB","512KB"],"correct_answer_indices":[0],"correct_answers":["256KB"]},{"question":"What type of memory is used for main memory?","answers":["EEPROM","ROM","SRAM","DRAM"],"correct_answer_indices":[3],"correct_answers":["DRAM"]},{"question":"What type of memory is used for cache memory?","answers":["SRAM","DRAM","EPROM","ROM"],"correct_answer_indices":[0],"correct_answers":["SRAM"]},{"question":"What is the difference between a hard failure and a soft error in memory?","answers":["A hard failure is a permanent physical defect while a soft error is a random, nondestructive event.","A hard failure is temporary while a soft error is permanent","A hard failure occurs in DRAM while a soft error occurs in SRAM","A hard failure damages cells while a soft error does not"],"correct_answer_indices":[0],"correct_answers":["A hard failure is a permanent physical defect while a soft error is a random, nondestructive event."]},{"question":"What are the three functional terminals of a memory cell?","answers":["Read, write, erase","Select terminal, control terminal, other terminal","Address, data, enable","Row address, column address, data terminal"],"correct_answer_indices":[1],"correct_answers":["Select terminal, control terminal, other terminal"]},{"question":"What type of memory can hold data as long as power is supplied?","answers":["ROM","DRAM","EPROM","SRAM"],"correct_answer_indices":[3],"correct_answers":["SRAM"]},{"question":"What type of memory requires periodic refreshing?","answers":["DRAM","ROM","SRAM","EEPROM"],"correct_answer_indices":[0],"correct_answers":["DRAM"]},{"question":"What type of memory can be written to only once?","answers":["EEPROM","SRAM","PROM","EPROM"],"correct_answer_indices":[2],"correct_answers":["PROM"]},{"question":"What type of memory can be erased and rewritten multiple times?","answers":["EPROM","EEPROM","PROM","ROM"],"correct_answer_indices":[0],"correct_answers":["EPROM"]},{"question":"What type of memory is less dense than EEPROM?","answers":["Flash","SRAM","EPROM","DRAM"],"correct_answer_indices":[2],"correct_answers":["EPROM"]},{"question":"What property allows DRAM to be more dense than SRAM?","answers":["SRAM requires refreshing and DRAM does not","DRAM uses analog and SRAM uses digital","DRAM is static and SRAM is dynamic","DRAM cell is simpler and smaller than SRAM cell"],"correct_answer_indices":[3],"correct_answers":["DRAM cell is simpler and smaller than SRAM cell"]},{"question":"What type of RAM is digital in nature?","answers":["EPROM","EEPROM","DRAM","SRAM"],"correct_answer_indices":[3],"correct_answers":["SRAM"]},{"question":"Why is SRAM considered faster than DRAM?","answers":["SRAM does not require periodic refreshing unlike DRAM","SRAM is static and DRAM is dynamic","SRAM uses analog storage and DRAM uses digital","SRAM cells are larger than DRAM cells"],"correct_answer_indices":[0],"correct_answers":["SRAM does not require periodic refreshing unlike DRAM"]},{"question":"What is interleaved memory used for?","answers":["To increase memory read/write rates","To reduce memory size","To increase memory density","To improve memory reliability"],"correct_answer_indices":[0],"correct_answers":["To increase memory read/write rates"]},{"question":"How many address lines are there on an 11 address line DRAM chip?","answers":["32","11","22","20"],"correct_answer_indices":[2],"correct_answers":["22"]},{"question":"What type of memory has an application in microprogramming?","answers":["DRAM","ROM","EEPROM","SRAM"],"correct_answer_indices":[1],"correct_answers":["ROM"]},{"question":"What are the causes of soft errors in memory?","answers":["Power supply problems and alpha particles","High voltage, radiation","Manufacturing defects, wear","Harsh environment, wear"],"correct_answer_indices":[0],"correct_answers":["Power supply problems and alpha particles"]},{"question":"How can a entire flash memory be erased?","answers":["Slowly over time","In one or a few seconds","Requires high voltage","One bit at a time"],"correct_answer_indices":[1],"correct_answers":["In one or a few seconds"]},{"question":"What is the purpose of the Chip Enable pin?","answers":["To indicate if the address is valid for the chip","To enable reading from the chip","To enable writing to the chip","To select a row in the chip"],"correct_answer_indices":[0],"correct_answers":["To indicate if the address is valid for the chip"]},{"question":"What does the refresh operation do for DRAM?","answers":["Restores the charge on the capacitor cell","Applies a voltage to write","Outputs the data","Selects a row"],"correct_answer_indices":[0],"correct_answers":["Restores the charge on the capacitor cell"]},{"question":"In a DRAM cell, what does the sense amplifier do during read operation?","answers":["Selects the memory cell","Compares capacitor voltage to a reference to determine 0 or 1","Transfers charge to the capacitor","Applies voltage to write a bit"],"correct_answer_indices":[1],"correct_answers":["Compares capacitor voltage to a reference to determine 0 or 1"]},{"question":"What is stored in a DRAM cell?","answers":["Floating gate transistors","Magnetic field direction","Data as charge on a capacitor","Static flip-flops"],"correct_answer_indices":[2],"correct_answers":["Data as charge on a capacitor"]},{"question":"Which of the following is a characteristic of semiconductor memory cells?","answers":["They exhibit two stable (or semi-stable) states","They can be written into multiple times","They have unlimited storage capacity","They require continuous power supply"],"correct_answer_indices":[0],"correct_answers":["They exhibit two stable (or semi-stable) states"]},{"question":"Which type of memory is used for cache memory?","answers":["SRAM","DRAM","EPROM","EEPROM"],"correct_answer_indices":[0],"correct_answers":["SRAM"]},{"question":"What is the distinguishing characteristic of RAM?","answers":["It can be read from and written to","It can only be read from","It can only be written to","It requires periodic refreshing"],"correct_answer_indices":[0],"correct_answers":["It can be read from and written to"]},{"question":"How is data stored in a dynamic RAM (DRAM) cell?","answers":["As a light signal","As a voltage signal","As a magnetic field","As charge on capacitors"],"correct_answer_indices":[3],"correct_answers":["As charge on capacitors"]},{"question":"Which type of memory is non-volatile?","answers":["ROM","EEPROM","DRAM","SRAM"],"correct_answer_indices":[0],"correct_answers":["ROM"]},{"question":"What is the purpose of the control terminal in a memory cell?","answers":["Provide an electrical signal to set the state","Indicate read or write operation","Select a memory cell for operation","Output the state of the cell"],"correct_answer_indices":[1],"correct_answers":["Indicate read or write operation"]},{"question":"What is the main advantage of EPROM over PROM?","answers":["Faster access speed","Multiple update capability","Greater storage capacity","Lower cost"],"correct_answer_indices":[1],"correct_answers":["Multiple update capability"]},{"question":"Which type of memory is more dense and less expensive than the other?","answers":["DRAM","EEPROM","EPROM","SRAM"],"correct_answer_indices":[0],"correct_answers":["DRAM"]},{"question":"What is the purpose of the select terminal in a memory cell?","answers":["Select a memory cell for a read or write operation","Indicate read or write operation","Output the state of the cell","Provide an electrical signal"],"correct_answer_indices":[0],"correct_answers":["Select a memory cell for a read or write operation"]},{"question":"Which type of memory requires periodic refreshing to maintain data storage?","answers":["EEPROM","SRAM","EPROM","DRAM"],"correct_answer_indices":[3],"correct_answers":["DRAM"]},{"question":"What is the main advantage of EEPROM over EPROM?","answers":["Greater storage capacity","Ability to be altered multiple times","Non-volatile nature","Faster read/write speed"],"correct_answer_indices":[1],"correct_answers":["Ability to be altered multiple times"]},{"question":"What is the purpose of the other terminal in a memory cell?","answers":["Provide an electrical signal that sets the state of the cell","Indicate read or write operation","Select a memory cell for a read or write operation","Output the state of the cell"],"correct_answer_indices":[0],"correct_answers":["Provide an electrical signal that sets the state of the cell"]},{"question":"Which type of memory is used for main memory?","answers":["ROM","EEPROM","SRAM","DRAM"],"correct_answer_indices":[3],"correct_answers":["DRAM"]},{"question":"What is the main characteristic of semiconductor memory?","answers":["They require continuous power supply","They can be written into multiple times","They have unlimited storage capacity","They exhibit two stable (or semi-stable) states"],"correct_answer_indices":[3],"correct_answers":["They exhibit two stable (or semi-stable) states"]},{"question":"Which type of memory is used for frequently wanted functions and system programs?","answers":["SRAM","DRAM","EPROM","ROM"],"correct_answer_indices":[3],"correct_answers":["ROM"]},{"question":"What type of logic elements are used in a static RAM (SRAM)?","answers":["AND gates","Flip-flop logic-gate configurations","Flip-flop registers","OR gates"],"correct_answer_indices":[1],"correct_answers":["Flip-flop logic-gate configurations"]},{"question":"What are the causes of hard errors in a semiconductor memory system?","answers":["Harsh environmental abuse, manufacturing defects, and power supply problems","Harsh environmental abuse, manufacturing defects, and wear","Power supply problems, manufacturing defects, and wear","Harsh environmental abuse, power supply problems, and wear"],"correct_answer_indices":[1],"correct_answers":["Harsh environmental abuse, manufacturing defects, and wear"]},{"question":"What is the purpose of the write enable (WE) and output enable (OE) pins in a memory chip?","answers":["Select the memory chip","Activate the program voltage","Indicate write or read operation","Provide power supply to the chip"],"correct_answer_indices":[2],"correct_answers":["Indicate write or read operation"]},{"question":"Which type of memory is digital and holds its data as long as power is supplied?","answers":["SRAM","EEPROM","DRAM","ROM"],"correct_answer_indices":[0],"correct_answers":["SRAM"]},{"question":"How is data read from a static RAM (SRAM)?","answers":["Transistor turns on and outputs the capacitor voltage","Bit value is read from the data line","SRAM address line is selected to open a switch","Charge is transferred to the capacitor"],"correct_answer_indices":[1],"correct_answers":["Bit value is read from the data line"]},{"question":"What is the purpose of the control terminal in a memory cell?","answers":["Provide an electrical signal to set the state","Indicate read or write operation","Select a memory cell for a read or write operation","Output the state of the cell"],"correct_answer_indices":[1],"correct_answers":["Indicate read or write operation"]},{"question":"Which type of error alters the contents of memory cells without damaging the memory?","answers":["Power outage","Hard failure","Soft error","Manufacturing defect"],"correct_answer_indices":[2],"correct_answers":["Soft error"]},{"question":"What is the main advantage of EEPROM over EPROM?","answers":["Greater storage capacity","Faster read/write speed","Non-volatile nature","Ability to be altered multiple times"],"correct_answer_indices":[3],"correct_answers":["Ability to be altered multiple times"]},{"question":"What is the purpose of the select terminal in a memory cell?","answers":["Provide an electrical signal","Indicate read or write operation","Select a memory cell for a read or write operation","Output the state of the cell"],"correct_answer_indices":[2],"correct_answers":["Select a memory cell for a read or write operation"]},{"question":"Which type of error affects the cell's ability to store data and causes logical inconsistencies?","answers":["Natural decay error","Power supply error","Soft error","Hard failure"],"correct_answer_indices":[3],"correct_answers":["Hard failure"]},{"question":"What is the purpose of the select terminal in a memory cell?","answers":["Select a memory cell for a read or write operation","Output the state of the cell","Indicate read or write operation","Provide an electrical signal to set the state"],"correct_answer_indices":[0],"correct_answers":["Select a memory cell for a read or write operation"]},{"question":"Which type of memory can only be read from and cannot be written to?","answers":["EEPROM","DRAM","SRAM","ROM"],"correct_answer_indices":[3],"correct_answers":["ROM"]},{"question":"What is a disk made of?","answers":["Nonmagnetic material coated with a magnetisable material","Plastic material coated with a magnetisable material","Glass material coated with a magnetisable paper","Metal material coated with a magnetisable material"],"correct_answer_indices":[0],"correct_answers":["Nonmagnetic material coated with a magnetisable material"]},{"question":"Which type of substrate has a significant reduction in overall surface defects and better stiffness?","answers":["Glass coated substrate","Aluminium substrate","Glass substrate","Metal substrate"],"correct_answer_indices":[2],"correct_answers":["Glass substrate"]},{"question":"How are data recorded on a magnetic disk?","answers":["Electricity flowing through the coil produces a magnetic field","The surface of the disk generates a current of the same polarity as the one already recorded","Electric pulses are sent to the write head to create magnetic patterns on the surface","Electric pulses are sent to the read head to create magnetic patterns on the surface"],"correct_answer_indices":[2],"correct_answers":["Electric pulses are sent to the write head to create magnetic patterns on the surface"]},{"question":"What does the read mechanism exploit?","answers":["A magnetic field moving relative to a coil produces a magnetic field","A conducting coil named the head reads and writes data on the disk","A magnetic field moving relative to a coil produces an electrical current in the coil","Electricity flowing through a coil produces a magnetic field"],"correct_answer_indices":[2],"correct_answers":["A magnetic field moving relative to a coil produces an electrical current in the coil"]},{"question":"What are the benefits of glass substrate?","answers":["Decrease in the uniformity of the magnetic film surface, increase in surface defects, ability to support lower fly heights, better rigidity, greater ability to withstand shock and damage","Improvement in the uniformity of the magnetic film surface, reduction in overall surface defects, ability to support higher fly heights, better flexibility, greater ability to withstand shock and damage","Improvement in the uniformity of the magnetic film surface, increase in surface defects, ability to support higher fly heights, better stiffness, greater ability to withstand shock and damage","Improvement in the uniformity of the magnetic film surface, reduction in surface defects, ability to support lower fly heights, better stiffness, greater ability to withstand shock and damage"],"correct_answer_indices":[3],"correct_answers":["Improvement in the uniformity of the magnetic film surface, reduction in surface defects, ability to support lower fly heights, better stiffness, greater ability to withstand shock and damage"]},{"question":"What is the shape of the write head?","answers":["Triangle","Square","Circular doughnut","Rectangular doughnut"],"correct_answer_indices":[3],"correct_answers":["Rectangular doughnut"]},{"question":"What happens when electricity flows through the write head's coil?","answers":["It induces a magnetic field across the gap","It generates a current of the same polarity as the one already recorded","It produces a magnetic field","It magnetizes a small area of the recording medium"],"correct_answer_indices":[2],"correct_answers":["It produces a magnetic field"]},{"question":"What is the traditional read mechanism in older rigid disk systems?","answers":["The same as the write mechanism, where electricity flowing through a coil produces a magnetic field","The same as the write mechanism, where a magnetic field moving relative to a coil produces an electrical current in the coil","The read head consists of a partially shielded magneto resistive sensor","The head comes into physical contact with the medium during a read or write operation"],"correct_answer_indices":[1],"correct_answers":["The same as the write mechanism, where a magnetic field moving relative to a coil produces an electrical current in the coil"]},{"question":"How are tracks organized on a disk?","answers":["In a spiral pattern","In a concentric set of rings","In diagonal lines","In a linear fashion"],"correct_answer_indices":[1],"correct_answers":["In a concentric set of rings"]},{"question":"What is the purpose of having gaps between adjacent tracks?","answers":["To increase the density of the disk","To prevent or minimize errors due to misalignment of the head or interference of magnetic fields","To align the read and write heads","To increase the speed of data transfer"],"correct_answer_indices":[1],"correct_answers":["To prevent or minimize errors due to misalignment of the head or interference of magnetic fields"]},{"question":"How are data transferred to and from the disk?","answers":["In tracks","In blocks","In sectors","In bytes"],"correct_answer_indices":[2],"correct_answers":["In sectors"]},{"question":"What is the typical sector size in most contemporary systems?","answers":["2048 bytes","512 bytes","256 bytes","1024 bytes"],"correct_answer_indices":[1],"correct_answers":["512 bytes"]},{"question":"What is the purpose of constant angular velocity (CAV)?","answers":["To reduce errors due to misalignment of the head","To compensate for the variation in speed of bits on a rotating disk","To maintain a constant magnetic field on the disk surface","To increase the rotational speed of the disk"],"correct_answer_indices":[1],"correct_answers":["To compensate for the variation in speed of bits on a rotating disk"]},{"question":"What is disadvantage of using CAV?","answers":["The disk rotation speed becomes variable","The capacity of the disk is limited by the maximum recording density","The amount of data that can be stored on the long outer tracks is the same as what can be stored on the short inner tracks","The disk becomes more prone to damage"],"correct_answer_indices":[2],"correct_answers":["The amount of data that can be stored on the long outer tracks is the same as what can be stored on the short inner tracks"]},{"question":"How do modern hard disk systems increase density?","answers":["By decreasing the spacing between bits of information on the disk surface","By increasing the rotational speed of the disk","By using variable sector sizes","By using multiple zone recording which divides the surface into a number of concentric zones"],"correct_answer_indices":[3],"correct_answers":["By using multiple zone recording which divides the surface into a number of concentric zones"]},{"question":"What distinguishes between a fixed-head disk and a movable-head disk?","answers":["The material used for the disk substrate","The number of read-write heads","The size of the disk platter","The mechanism used to read and write data"],"correct_answer_indices":[1],"correct_answers":["The number of read-write heads"]},{"question":"What is the advantage of a removable disk over a non-removable disk?","answers":["Removable disks have smaller physical dimensions than non-removable disks","Unlimited amounts of data are available with a limited number of disk systems and the disk can be moved from one computer system to another","Removable disks have faster data transfer rates than non-removable disks","Unlimited amounts of data can be stored on a removable disk compared to a non-removable disk"],"correct_answer_indices":[1],"correct_answers":["Unlimited amounts of data are available with a limited number of disk systems and the disk can be moved from one computer system to another"]},{"question":"What type of read mechanism do contemporary rigid disk systems use?","answers":["Magneto resistive (MR) sensor","Optical sensor","Inductive coil","Contact-based sensor"],"correct_answer_indices":[0],"correct_answers":["Magneto resistive (MR) sensor"]},{"question":"What is the access time of a disk drive?","answers":["The sum of the seek time and the rotational delay","The time it takes for the head to be positioned at the desired track","The transfer time of data","The time it takes to read or write from the disk"],"correct_answer_indices":[0],"correct_answers":["The sum of the seek time and the rotational delay"]},{"question":"What determines the performance of a disk I/O operation?","answers":["The efficiency of the disk controller hardware","The disk rotation speed","The seek time, rotational delay, and transfer time","The size of the data being transferred"],"correct_answer_indices":[2],"correct_answers":["The seek time, rotational delay, and transfer time"]},{"question":"What is the purpose of a Redundant Array Of Independent Disks (RAID)?","answers":["To eliminate the need for disk controllers","To increase the overall storage capacity of the disks","To reduce the number of disks needed for a computer system","To improve disk storage performance by using multiple parallel disks and redundancy for data recoverability"],"correct_answer_indices":[3],"correct_answers":["To improve disk storage performance by using multiple parallel disks and redundancy for data recoverability"]},{"question":"What are the three common characteristics of all RAID levels?","answers":["Array viewed as a single logical drive, data distributed across drives in a striping scheme, redundant disk capacity for data recoverability","Data stored on single disk drives, consolidated storage for efficient data management, dynamic allocation of storage space","Array viewed as multiple logical drives, data distributed across drives in a mirroring scheme, redundant disk capacity for data backup","Multiple parallel disks, separate I/O requests handled in parallel, distributed data access across disks"],"correct_answer_indices":[0],"correct_answers":["Array viewed as a single logical drive, data distributed across drives in a striping scheme, redundant disk capacity for data recoverability"]},{"question":"What is an advantage of RAID level 0?","answers":["100% data redundancy","Higher disk efficiency compared to other RAID levels","No parity calculation overhead","Automatic data rebuild in case of a disk failure"],"correct_answer_indices":[2],"correct_answers":["No parity calculation overhead"]},{"question":"Which RAID level provides the highest level of fault tolerance?","answers":["Level 5","Level 1","Level 6","Level 0"],"correct_answer_indices":[2],"correct_answers":["Level 6"]},{"question":"Which RAID level is most suitable for video production and editing applications?","answers":["Level 0","Level 5","Level 1","Level 6"],"correct_answer_indices":[0],"correct_answers":["Level 0"]},{"question":"What is the biggest disadvantage of RAID level 2?","answers":["Complex controller design","High cost of implementation","Difficult and inefficient data rebuild","No commercial implementations exist"],"correct_answer_indices":[3],"correct_answers":["No commercial implementations exist"]},{"question":"Which of the following is NOT a major function of an I/O module?","answers":["Processor communication","Control and timing","Data buffering","Device communication"],"correct_answer_indices":[3],"correct_answers":["Device communication"]},{"question":"What are the three techniques possible for I/O operations according to the passage?","answers":["Programmed I/O, polled I/O, direct memory access","Programmed I/O, interrupt-driven I/O, vectored I/O","Interrupt-driven I/O, polled I/O, vectored I/O","Programmed I/O, interrupt-driven I/O, direct memory access"],"correct_answer_indices":[3],"correct_answers":["Programmed I/O, interrupt-driven I/O, direct memory access"]},{"question":"What is the difference between memory-mapped I/O and isolated I/O?","answers":["Memory mapped I/O uses interrupts, isolated I/O uses polling","Memory mapped I/O - I/O devices are integrated into the normal memory address space. Isolated I/O - Address space of the I/O modules is isolated from the memory address space","Memory mapped I/O is faster than isolated I/O","Memory mapped I/O uses polling, isolated I/O uses interrupts"],"correct_answer_indices":[1],"correct_answers":["Memory mapped I/O - I/O devices are integrated into the normal memory address space. Isolated I/O - Address space of the I/O modules is isolated from the memory address space"]},{"question":"Which of the following is an advantage of programmed I/O according to the passage?","answers":["Allows concurrent I/O and processing","Supports burst data transfers","Requires very little special software or hardware","Reduces CPU waiting time"],"correct_answer_indices":[2],"correct_answers":["Requires very little special software or hardware"]},{"question":"Which category of external devices is suitable for communicating with equipment?","answers":["Input/output","Machine readable","Communication","Human readable"],"correct_answer_indices":[1],"correct_answers":["Machine readable"]},{"question":"What are the steps involved when a device interrupt occurs according to the passage?","answers":["The device raises a flag, the processor polls the flags and finds the interrupt flag set, the processor services the device","The device issues an interrupt signal to the processor, the processor finishes execution of the current instruction before responding to the interrupt, the processor tests for an interrupt, determines that there is one, and sends an acknowledgment signal to the device that issued the interrupt","The processor polls the devices for status, a device responds with an interrupt request, the processor services the request","The device polls the processor for status, the processor responds with an interrupt, the device services the interrupt request"],"correct_answer_indices":[1],"correct_answers":["The device issues an interrupt signal to the processor, the processor finishes execution of the current instruction before responding to the interrupt, the processor tests for an interrupt, determines that there is one, and sends an acknowledgment signal to the device that issued the interrupt"]},{"question":"What technique allows the I/O module and main memory to exchange data directly without processor involvement?","answers":["Interrupt-driven I/O","Programmed I/O","Polling","Direct memory access"],"correct_answer_indices":[3],"correct_answers":["Direct memory access"]},{"question":"What are the four types of I/O commands that an I/O module may receive according to the passage?","answers":["Start, stop, read, write","Read, write, acknowledge, interrupt","Control, acknowledge, read, write","Control, test, read, write"],"correct_answer_indices":[3],"correct_answers":["Control, test, read, write"]},{"question":"According to the passage, which of the following is NOT a reason for having an I/O module between the peripheral and the system bus?","answers":["The data transfer rate of peripherals is often much slower than that of the memory or processor","There is a wide variety of peripherals with various methods of operation","The data transfer rate of some peripherals is faster than that of the memory or processor","Peripherals often use different data formats and word lengths than the computer to which they are attached"],"correct_answer_indices":[2],"correct_answers":["The data transfer rate of some peripherals is faster than that of the memory or processor"]},{"question":"Which of the following techniques can be used to identify the device that has issued an interrupt according to the passage?","answers":["Multiple interrupt lines, software poll, daisy chain, bus arbitration","Daisy chain only","Bus arbitration only","Software poll only"],"correct_answer_indices":[0],"correct_answers":["Multiple interrupt lines, software poll, daisy chain, bus arbitration"]},{"question":"What are the steps involved when the processor issues an I/O command to the I/O module using programmed I/O according to the passage?","answers":["The I/O module interrupts the processor and transfers data","The processor interrogates the I/O module to check the status of the attached device, the I/O module returns the device status, if the device is operational and ready to transmit, the processor requests the transfer of data by issuing a command to the I/O module, the I/O module obtains data from the external device and transfers it to the processor","The processor polls the I/O module until it indicates ready status","The processor raises an interrupt, the I/O module acknowledges and transfers data"],"correct_answer_indices":[1],"correct_answers":["The processor interrogates the I/O module to check the status of the attached device, the I/O module returns the device status, if the device is operational and ready to transmit, the processor requests the transfer of data by issuing a command to the I/O module, the I/O module obtains data from the external device and transfers it to the processor"]},{"question":"According to the passage, which of the following is provided to control the flow of traffic between internal resources and external devices?","answers":["Status reporting","Control and timing","Processor communication","Device communication"],"correct_answer_indices":[1],"correct_answers":["Control and timing"]},{"question":"According to the passage, which technique for I/O involves the processor waiting idly for the I/O module to complete its operation?","answers":["Direct memory access","Polled I/O","Programmed I/O","Interrupt-driven I/O"],"correct_answer_indices":[2],"correct_answers":["Programmed I/O"]},{"question":"What are the categories of external devices listed in the passage?","answers":["Input, output, storage","Visual, auditory, tactile","Human readable, machine readable, communication","Local, remote, internal"],"correct_answer_indices":[2],"correct_answers":["Human readable, machine readable, communication"]},{"question":"What are two examples of human readable devices given in the passage?","answers":["Video display terminals, printers","Speakers, microphones","Hard disks, USB drives","Scanners, webcams"],"correct_answer_indices":[0],"correct_answers":["Video display terminals, printers"]},{"question":"According to the passage, what is the alternative to programmed I/O and interrupt-driven I/O for performing I/O?","answers":["Buffer management","Direct memory access","Memory mapping","Vector addressing"],"correct_answer_indices":[1],"correct_answers":["Direct memory access"]},{"question":"What are the four types of I/O commands that an I/O module may receive according to the passage?","answers":["Start, stop, read, write","Control, test, read, write","Read, write, acknowledge, interrupt","Control, acknowledge, read, write"],"correct_answer_indices":[1],"correct_answers":["Control, test, read, write"]},{"question":"According to the passage, which of the following is an advantage of using interrupt-driven I/O instead of programmed I/O?","answers":["Simpler to implement","Reduces CPU waiting time","Supports higher data rates","Requires less hardware"],"correct_answer_indices":[1],"correct_answers":["Reduces CPU waiting time"]},{"question":"According to the passage, what technique allows the I/O module and main memory to exchange data directly without processor involvement?","answers":["Programmed I/O","Polling","Direct memory access","Interrupt-driven I/O"],"correct_answer_indices":[2],"correct_answers":["Direct memory access"]},{"question":"According to the passage, what are the major functions or requirements of an I/O module?","answers":["Interrupt generation, priority resolution, synchronization","Command interpretation, DMA control, polling","Address decoding, status reporting, vector generation","Control and timing, processor communication, data buffering, error detection"],"correct_answer_indices":[3],"correct_answers":["Control and timing, processor communication, data buffering, error detection"]},{"question":"Which of the following is NOT a classification of external devices?","answers":["Communication","Machine readable","Human readable","Machine executable"],"correct_answer_indices":[3],"correct_answers":["Machine executable"]},{"question":"Which of the following is NOT a function of an I/O module?","answers":["Data processing","Error detection","Control and timing","Device communication"],"correct_answer_indices":[0],"correct_answers":["Data processing"]},{"question":"Which of the following techniques allows the I/O module and main memory to exchange data directly without processor involvement?","answers":["Interrupt-driven I/O","Bus arbitration","Programmed I/O","Direct Memory Access (DMA)"],"correct_answer_indices":[3],"correct_answers":["Direct Memory Access (DMA)"]},{"question":"What are the two types of I/O interfaces discussed in the summary?","answers":["Thunderbolt and FireWire","USB and Ethernet","FireWire and Infiniband","SCSI and SAS"],"correct_answer_indices":[2],"correct_answers":["FireWire and Infiniband"]},{"question":"Which of the following is an advantage of programmed I/O?","answers":["High efficiency","Allows concurrent I/O and processing","Requires very little special software or hardware","Less processor waiting time"],"correct_answer_indices":[2],"correct_answers":["Requires very little special software or hardware"]},{"question":"Which of the following is NOT a technique used for I/O?","answers":["Interrupt-driven I/O","Programmed I/O","Direct Memory Access","Bus mastering"],"correct_answer_indices":[3],"correct_answers":["Bus mastering"]},{"question":"What is the difference between isolated I/O and memory mapped I/O?","answers":["None, they are the same","Address space of I/O modules is isolated from memory in isolated I/O while I/O devices are integrated into normal memory address space in memory mapped I/O","Isolated I/O uses interrupts while memory mapped uses polling","Memory mapped I/O buffers data while isolated I/O does not"],"correct_answer_indices":[1],"correct_answers":["Address space of I/O modules is isolated from memory in isolated I/O while I/O devices are integrated into normal memory address space in memory mapped I/O"]},{"question":"How does the processor determine which device issued an interrupt when multiple devices can issue interrupts?","answers":["By providing multiple interrupt lines between processor and I/O modules","By having a dedicated interrupt controller","By using a priority encoder","By polling the I/O modules sequentially"],"correct_answer_indices":[0],"correct_answers":["By providing multiple interrupt lines between processor and I/O modules"]},{"question":"What are the four types of I/O commands that can be issued by the processor to an I/O module?","answers":["Start, Stop, Read, Write","Read, Write, Execute, Reset","Load, Store, Input, Output","Control, Test, Read, Write"],"correct_answer_indices":[3],"correct_answers":["Control, Test, Read, Write"]},{"question":"What technique is used to support a wide variety of I/O devices?","answers":["Memory mapped I/O","DMA technique","Interrupt technique","Programmed I/O"],"correct_answer_indices":[2],"correct_answers":["Interrupt technique"]},{"question":"What is the minimum information saved by the processor before servicing an interrupt?","answers":["Instruction register and flags","Stack pointer and base register","Program status word and program counter value","Data registers and index registers"],"correct_answer_indices":[2],"correct_answers":["Program status word and program counter value"]},{"question":"What are the four general categories of techniques used to identify the interrupting device?","answers":["Dedicated controllers, cascading, chaining, parallel detection","Multiplexers, decoders, drivers, receivers","Multiple interrupt lines, software poll, daisy chain, bus arbitration","Multiple buses, parallel polling, serial polling, nested interrupts"],"correct_answer_indices":[2],"correct_answers":["Multiple interrupt lines, software poll, daisy chain, bus arbitration"]},{"question":"What technique involves the CPU issuing an I/O command and then continuing with other tasks while the I/O module performs the operation?","answers":["Programmed I/O","Bus mastering","DMA","Interrupt-driven I/O"],"correct_answer_indices":[3],"correct_answers":["Interrupt-driven I/O"]},{"question":"What is the main disadvantage of programmed I/O according to the passage?","answers":["It wastes CPU processing power as the CPU has to wait for I/O to complete","It requires complex hardware","It does not support concurrent I/O","It lacks flexibility"],"correct_answer_indices":[0],"correct_answers":["It wastes CPU processing power as the CPU has to wait for I/O to complete"]},{"question":"What are the two registers saved by the processor on the stack before servicing an interrupt?","answers":["Program status word and program counter value","Flags register and base register","Data registers and index registers","Stack pointer and instruction pointer"],"correct_answer_indices":[0],"correct_answers":["Program status word and program counter value"]},{"question":"What is the address space of I/O modules in isolated I/O?","answers":["Isolated from the memory address space","Accessed using special I/O instructions only","Mapped to a reserved region of memory","Integrated into normal memory address space"],"correct_answer_indices":[0],"correct_answers":["Isolated from the memory address space"]},{"question":"What information does the processor need to resume the interrupted program after servicing an interrupt?","answers":["Stack pointer and base register","Data registers and index registers","Program status word and location of next instruction","Instruction register and flags"],"correct_answer_indices":[2],"correct_answers":["Program status word and location of next instruction"]},{"question":"What are the four categories of design issues in implementing interrupt I/O?","answers":["Bus width, buffering, arbitration, error detection","Device identification, interrupt prioritization, level triggered vs edge triggered interrupts, interrupt acknowledgment","Encoding, multiplexing, buffering, error detection","Addressing, buffering, decoding, synchronization"],"correct_answer_indices":[1],"correct_answers":["Device identification, interrupt prioritization, level triggered vs edge triggered interrupts, interrupt acknowledgment"]},{"question":"What step does the processor perform after acknowledging an interrupt but before saving registers to the stack?","answers":["Loads the interrupt handler address into the program counter","Checks status registers of interrupting device","Disables further interrupts","Begins execution of interrupt service routine"],"correct_answer_indices":[0],"correct_answers":["Loads the interrupt handler address into the program counter"]},{"question":"What technique is used by the CPU to issue a command to an I/O module and then wait for it to complete the operation?","answers":["Programmed I/O","Interrupt-driven I/O","Bus mastering","DMA"],"correct_answer_indices":[0],"correct_answers":["Programmed I/O"]},{"question":"What are the three main techniques used for I/O operations according to the passage?","answers":["Programmed I/O, polling, interrupts","Programmed I/O, interrupt-driven I/O, DMA","DMA, bus mastering, interrupts","Programmed I/O, bus mastering, DMA"],"correct_answer_indices":[1],"correct_answers":["Programmed I/O, interrupt-driven I/O, DMA"]},{"question":"What step is performed by the processor after saving context and loading the interrupt handler but before executing the handler?","answers":["Increments the program counter","Checks status of interrupting device","Sends an acknowledge signal to the interrupting device","Saves new context on the stack"],"correct_answer_indices":[2],"correct_answers":["Sends an acknowledge signal to the interrupting device"]},{"question":"What technique reduces the time spent on I/O operations compared to programmed I/O according to the passage?","answers":["Interrupt-driven I/O","Bus mastering","DMA","Polling"],"correct_answer_indices":[0],"correct_answers":["Interrupt-driven I/O"]},{"question":"What is the difference between memory mapped I/O and isolated I/O with respect to the address spaces used?","answers":["I/O devices are integrated into normal memory address space in memory mapped I/O but address space of I/O modules is isolated from memory in isolated I/O","None, they are the same","Isolated I/O buffers data while memory mapped does not","Memory mapped I/O uses interrupts while isolated uses polling"],"correct_answer_indices":[0],"correct_answers":["I/O devices are integrated into normal memory address space in memory mapped I/O but address space of I/O modules is isolated from memory in isolated I/O"]},{"question":"What step is performed by the processor after completing execution of the interrupt handler but before resuming the interrupted program?","answers":["Sends end of interrupt signal","Loads new program counter value","Restores saved register values from the stack","Disables interrupts"],"correct_answer_indices":[2],"correct_answers":["Restores saved register values from the stack"]},{"question":"What is the main disadvantage of using programmed I/O according to the passage?","answers":["It does not support concurrent I/O and processing","It wastes CPU processing power as the CPU has to wait for I/O to complete","It lacks flexibility to support different devices","It requires complex hardware designs"],"correct_answer_indices":[1],"correct_answers":["It wastes CPU processing power as the CPU has to wait for I/O to complete"]},{"question":"Which of the following is NOT a type of operating system discussed in the passage?","answers":["Real-time","Single-tasking","Distributed","Batch"],"correct_answer_indices":[1],"correct_answers":["Single-tasking"]},{"question":"Which of the following is a function provided by the operating system?","answers":["Access to I/O devices","Program creation","Accounting","Controlled access to files"],"correct_answer_indices":[0],"correct_answers":["Access to I/O devices"]},{"question":"Which of the following is NOT a key service provided by an operating system?","answers":["Controlled access to files","Program execution","System access","Error correction"],"correct_answer_indices":[3],"correct_answers":["Error correction"]},{"question":"Which of the following best describes medium-term scheduling?","answers":["The decision as to which available process will be executed by the processor","The decision to admit new processes","The decision to add to the number of processes that are partially or fully in main memory","The decision as to which process’s pending I/O request shall be handled by an available I/O device"],"correct_answer_indices":[2],"correct_answers":["The decision to add to the number of processes that are partially or fully in main memory"]},{"question":"Which memory management technique allows the physical address space of a process to be non-contiguous?","answers":["Paging","Partitioning","Swapping","Segmentation"],"correct_answer_indices":[0],"correct_answers":["Paging"]},{"question":"What is the purpose of segmentation in memory management?","answers":["To allow memory addresses to be non-contiguous","To divide memory into segments each with its own permissions","To limit a process' access to computer memory","To map logical addresses to physical addresses"],"correct_answer_indices":[1],"correct_answers":["To divide memory into segments each with its own permissions"]},{"question":"Which of the following is an advantage of paging over segmentation?","answers":["It is more efficient","It provides better memory protection","It allows the physical address space of a process to be non-contiguous","It does not require hardware support"],"correct_answer_indices":[2],"correct_answers":["It allows the physical address space of a process to be non-contiguous"]},{"question":"What data structure is used by paging to map logical to physical addresses?","answers":["Page table","Translation lookaside buffer","Segmentation table","Page frame"],"correct_answer_indices":[0],"correct_answers":["Page table"]},{"question":"Which of the following is an example of an embedded operating system?","answers":["Windows CE","Mac OS","Linux","Windows 10"],"correct_answer_indices":[0],"correct_answers":["Windows CE"]},{"question":"What is the primary benefit of virtual memory?","answers":["Freeing applications from having to manage a shared memory space","Ability to use more memory than physically present","Faster program execution","Increased security"],"correct_answer_indices":[0],"correct_answers":["Freeing applications from having to manage a shared memory space"]},{"question":"Which of the following is NOT a state in the five state process model?","answers":["Ready","Terminated","Running","Waiting","Suspended"],"correct_answer_indices":[0],"correct_answers":["Ready"]},{"question":"Which scheduling technique executes the most frequently?","answers":["Long-term scheduling","Short-term scheduling","Medium-term scheduling","I/O scheduling"],"correct_answer_indices":[1],"correct_answers":["Short-term scheduling"]},{"question":"What data structure is used by segmentation to map segments to memory locations?","answers":["Page frame","Segmentation table","Translation lookaside buffer","Page table"],"correct_answer_indices":[3],"correct_answers":["Page table"]},{"question":"Which type of scheduling controls the degree of multiprogramming?","answers":["Long-term scheduling","Medium-term scheduling","Short-term scheduling","I/O scheduling"],"correct_answer_indices":[0],"correct_answers":["Long-term scheduling"]},{"question":"What is the purpose of demand paging?","answers":["Increasing security","Page loading only occurs at the time of data request","Prefetching likely pages","Reducing page faults"],"correct_answer_indices":[1],"correct_answers":["Page loading only occurs at the time of data request"]},{"question":"Which memory management technique uses page stealing?","answers":["Segmentation","Swapping","Paging","Partitioning"],"correct_answer_indices":[2],"correct_answers":["Paging"]},{"question":"What is the difference between online and offline processing?","answers":["Online uses memory, offline uses disk","Online is faster, offline is slower","Online requires user interaction, offline does not","Online uses CPU, offline does not"],"correct_answer_indices":[2],"correct_answers":["Online requires user interaction, offline does not"]},{"question":"Which type of operating system aims for quick and predictable response?","answers":["Real-time operating system","Batch operating system","Embedded operating system","Interactive operating system"],"correct_answer_indices":[0],"correct_answers":["Real-time operating system"]},{"question":"What is the purpose of segmentation tables?","answers":["To map logical to physical addresses","To map segments to memory locations","To limit access permissions","For memory protection"],"correct_answer_indices":[1],"correct_answers":["To map segments to memory locations"]},{"question":"What data structure is modified when a page is loaded into memory?","answers":["Segmentation table","Free page queue","Translation lookaside buffer","Page table"],"correct_answer_indices":[3],"correct_answers":["Page table"]},{"question":"Which memory management technique uses entire segments as swap units?","answers":["Partitioning","Paging","Segmentation with paging","Segmentation without paging"],"correct_answer_indices":[3],"correct_answers":["Segmentation without paging"]},{"question":"Which type of operating system can support execution of multiple tasks simultaneously?","answers":["Single-tasking operating system","Real-time operating system","Multi-tasking operating system","Batch operating system"],"correct_answer_indices":[2],"correct_answers":["Multi-tasking operating system"]},{"question":"What is the disadvantage of segmentation without paging for virtual memory?","answers":["It requires entire segments be swapped, causing fragmentation","It is slower than paging","It cannot map addresses non-contiguously","It wastes memory"],"correct_answer_indices":[0],"correct_answers":["It requires entire segments be swapped, causing fragmentation"]},{"question":"Which of the following is NOT a function of Operating System?","answers":["Access to I/O devices","Controlled access to files","System access","Program creation"],"correct_answer_indices":[3],"correct_answers":["Program creation"]},{"question":"Which of the following is an example of embedded operating system?","answers":["Windows 10","Linux","Mac OS","Windows CE"],"correct_answer_indices":[3],"correct_answers":["Windows CE"]},{"question":"Which of the following is NOT a type of Operating System?","answers":["Batch Processing","Distributed Operating System","Online Processing","Real-time Operating System"],"correct_answer_indices":[2],"correct_answers":["Online Processing"]},{"question":"Which scheduling decides whether to add a new process or not?","answers":["Medium-term scheduling","Long-term scheduling","I/O scheduling","Short-term scheduling"],"correct_answer_indices":[1],"correct_answers":["Long-term scheduling"]},{"question":"What does swapping do in Operating System?","answers":["It controls the number of processes in memory","It increases the degree of multiprogramming","It decides which process to execute next","It solves the problem of I/O activities that are much slower than computation"],"correct_answer_indices":[3],"correct_answers":["It solves the problem of I/O activities that are much slower than computation"]},{"question":"Which memory management technique allows physical address space of a process to be non-contiguous?","answers":["Swapping","Paging","Partitioning","Segmentation"],"correct_answer_indices":[1],"correct_answers":["Paging"]},{"question":"What is the minimum size of a memory segment?","answers":["A single byte","4KB","It is fixed","1MB"],"correct_answer_indices":[0],"correct_answers":["A single byte"]},{"question":"When does demand paging occur?","answers":["During linking","At the time of data request","During compilation","During loading"],"correct_answer_indices":[1],"correct_answers":["At the time of data request"]},{"question":"What does anticipatory paging try to reduce?","answers":["Degree of multiprogramming","Memory fragmentation","Processor idle time","The number of page faults a process experiences"],"correct_answer_indices":[3],"correct_answers":["The number of page faults a process experiences"]},{"question":"Which data structure maintains list of free page frames?","answers":["Page replacement algorithm","Disk queue","Page table","Free page queue"],"correct_answer_indices":[3],"correct_answers":["Free page queue"]},{"question":"What is the purpose of page stealing?","answers":["To free up page frames by paging out unused pages","To reduce processor idle time","To perform I/O scheduling","To implement demand paging"],"correct_answer_indices":[0],"correct_answers":["To free up page frames by paging out unused pages"]},{"question":"Which scheduling decides whether to add process partially or fully in memory?","answers":["I/O scheduling","Long-term scheduling","Medium-term scheduling","Short-term scheduling"],"correct_answer_indices":[2],"correct_answers":["Medium-term scheduling"]},{"question":"What are the five process states in process scheduling?","answers":["New, Ready, Running, Waiting, Terminated","Created, Executing, Blocked, Completed, Removed","New, Active, Suspended, Completed, Killed"],"correct_answer_indices":[0],"correct_answers":["New, Ready, Running, Waiting, Terminated"]},{"question":"What is the basic difference between preemptive and cooperative multitasking?","answers":["In preemptive multitasking, the OS slices CPU time whereas in cooperative multitasking processes voluntarily release control","There is no difference","Preemptive uses time sharing, cooperative uses space sharing","Preemptive allows interrupts, cooperative does not"],"correct_answer_indices":[0],"correct_answers":["In preemptive multitasking, the OS slices CPU time whereas in cooperative multitasking processes voluntarily release control"]},{"question":"What is the main disadvantage of segmentation without paging?","answers":["There is no disadvantage","It allows non-contiguous address space","It causes memory fragmentation","Entire segments have to be swapped in and out"],"correct_answer_indices":[3],"correct_answers":["Entire segments have to be swapped in and out"]},{"question":"What data structure is used for address translation in segmentation with paging?","answers":["Page table for each segment","Page directory","Translation lookaside buffer","Segment table"],"correct_answer_indices":[0],"correct_answers":["Page table for each segment"]},{"question":"In which method of memory partitioning, memory is allocated exactly as much as required by a process?","answers":["Variable-size partitioning","Fixed-size partitioning","Dynamic partitioning","Compaction"],"correct_answer_indices":[0],"correct_answers":["Variable-size partitioning"]},{"question":"What is the role of memory management unit in virtual memory?","answers":["To implement page replacement algorithm","To translate virtual addresses to physical addresses","To perform memory protection","To perform demand paging"],"correct_answer_indices":[1],"correct_answers":["To translate virtual addresses to physical addresses"]},{"question":"What data structure maps logical addresses to physical page frames?","answers":["Main memory","Translation lookaside buffer","Disk","Page table"],"correct_answer_indices":[3],"correct_answers":["Page table"]},{"question":"What is the basic unit of transfer between main memory and disk in paging?","answers":["Block","Frame","Segment","Page"],"correct_answer_indices":[3],"correct_answers":["Page"]},{"question":"Which scheduling runs least frequently?","answers":["Short-term scheduling","I/O scheduling","Medium-term scheduling","Long-term scheduling"],"correct_answer_indices":[3],"correct_answers":["Long-term scheduling"]},{"question":"What is the main advantage of demand paging over preloading entire process?","answers":["It improves locality of reference","It reduces page faults","There is no advantage","Only referenced pages are loaded thereby saving memory"],"correct_answer_indices":[3],"correct_answers":["Only referenced pages are loaded thereby saving memory"]},{"question":"In which type of multitasking, tasks share processor in predefined manner?","answers":["Fixed priority scheduling","Non preemptive multitasking","Preemptive multitasking","Cooperative multitasking"],"correct_answer_indices":[3],"correct_answers":["Cooperative multitasking"]},{"question":"What data structure is extended to implement segmentation with paging?","answers":["Main memory","Segment table","Page directory","Page table for each segment"],"correct_answer_indices":[3],"correct_answers":["Page table for each segment"]},{"question":"What hardware component is responsible for memory protection in segmentation?","answers":["Disk","CPU","Memory Management Unit (MMU)","Main Memory"],"correct_answer_indices":[2],"correct_answers":["Memory Management Unit (MMU)"]},{"question":"Which memory management technique partitions memory into variable sized partitions?","answers":["Variable partitioning","Paging","Swapping","Segmentation"],"correct_answer_indices":[0],"correct_answers":["Variable partitioning"]},{"question":"Which of the following best defines the term HRM?","answers":["Foundations of Personnel HRM","The emerging field of HRM","The Expanding role of the personnel Function","Personnel Administration"],"correct_answer_indices":[1],"correct_answers":["The emerging field of HRM"]},{"question":"Which of the following is NOT a reference cited in the passage?","answers":["Carl Hamacher (2002), “computer organization and architecture, “fifth edition, Mc Craw Hill International Edition.","Udai Pareek and T.V. Rao (1981), Designing and Managing Human Resource Systems, Oxford and IBH, New Delhi","Drucker P.F. (1970), the Practice of Management, Allied, New Delhi.","John Naisbitt and Aburdene P.  (1990), Mega Trends 2000, William Morrow, New York."],"correct_answer_indices":[0],"correct_answers":["Carl Hamacher (2002), “computer organization and architecture, “fifth edition, Mc Craw Hill International Edition."]},{"question":"What is the largest positive integer that can be stored in a byte in 2's complement form according to the passage?","answers":["+111","+127","+255","+15"],"correct_answer_indices":[1],"correct_answers":["+127"]},{"question":"According to the passage, which of the following is NOT one of the commonly known integer representations?","answers":["One's complement","Two's complement","biased (not commonly known)","Sign magnitude","Unsigned"],"correct_answer_indices":[2],"correct_answers":["biased (not commonly known)"]},{"question":"What is subtracted from to get the 1's complement of a negative integer according to the passage?","answers":["n - 1","2n + 1","n","2n -1 where n Is the number of bit use to store integer in binary"],"correct_answer_indices":[3],"correct_answers":["2n -1 where n Is the number of bit use to store integer in binary"]},{"question":"According to the passage, overflow occurs in binary addition when-","answers":["the result is a negative number","the result is greater than 255","the carry into the MSB is not equal to the carry out from the MSB","the sum is greater than the maximum positive number that can be stored"],"correct_answer_indices":[2],"correct_answers":["the carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, what is the name of the number crunching circuit of every digital system?","answers":["Control unit","Processor","arithmetic-logic unit or ALU","Memory"],"correct_answer_indices":[2],"correct_answers":["arithmetic-logic unit or ALU"]},{"question":"According to the passage, what representation eliminates the extra zero representation that sign magnitude has?","answers":["Unsigned","Two's complement","Sign magnitude","One's complement"],"correct_answer_indices":[1],"correct_answers":["Two's complement"]},{"question":"According to the passage, how is the 2's complement of a negative integer determined?","answers":["To determine the 1's complement and add 1","To subtract the magnitude","To invert each bit","To determine the 1's complement and subtract 1"],"correct_answer_indices":[0],"correct_answers":["To determine the 1's complement and add 1"]},{"question":"According to the passage, how can multiplications be thought of?","answers":["as repeated divisions","as repeated additions","as repeated subtractions","as a single operation"],"correct_answer_indices":[1],"correct_answers":["as repeated additions"]},{"question":"According to the passage, what is subtracted from to get the 1's complement of a positive integer?","answers":["2n -1","Nothing, the representation is the same as unsigned integers","The magnitude","n-1"],"correct_answer_indices":[1],"correct_answers":["Nothing, the representation is the same as unsigned integers"]},{"question":"According to the passage, how many digits does the binary system use?","answers":["sixteen digits","eight digits","ten digits","two digits, 0 and 1"],"correct_answer_indices":[3],"correct_answers":["two digits, 0 and 1"]},{"question":"According to the passage, what is a byte likely to contain an integer in?","answers":["Binary form","ASCII form","Hexadecimal form","Octal form"],"correct_answer_indices":[1],"correct_answers":["ASCII form"]},{"question":"According to the passage, overflow occurs when the sum of two positive integers is-","answers":["greater than 255","-127","greater than +127","less than 0"],"correct_answer_indices":[2],"correct_answers":["greater than +127"]},{"question":"According to the passage, what is subtracted from to get the 1's complement of a positive magnitude?","answers":["The magnitude","2n - 1","Nothing, the positive magnitude uses the same representation as unsigned integers","n-1"],"correct_answer_indices":[2],"correct_answers":["Nothing, the positive magnitude uses the same representation as unsigned integers"]},{"question":"According to the passage, divisions can be thought of as-","answers":["repeated subtractions","repeated additions","a single operation","repeated multiplications"],"correct_answer_indices":[0],"correct_answers":["repeated subtractions"]},{"question":"According to the passage, what is the name of the two parallel inputs to the ALU?","answers":["input 1","data inputs","input A","two parallel inputs"],"correct_answer_indices":[3],"correct_answers":["two parallel inputs"]},{"question":"According to the passage, overflow is detected by checking if-","answers":["the result is negative","the carry into the MSB is not equal to the carry out from the MSB","the MSB is 1","the result is greater than 255"],"correct_answer_indices":[1],"correct_answers":["the carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, the binary system is easier for a computer to distinguish between-","answers":["sixteen different voltage levels","eight different voltage levels","two different voltage levels than ten","one voltage level"],"correct_answer_indices":[2],"correct_answers":["two different voltage levels than ten"]},{"question":"According to the passage, how many bits are contained in a nibble?","answers":["sixteen bits","four bits","eight bits","two bits"],"correct_answer_indices":[1],"correct_answers":["four bits"]},{"question":"According to the passage, the rules of 1's complement state that the 1's complement is obtained by-","answers":["adding 1 to the magnitude","subtracting the magnitude from 2n - 1","inverting each bit","subtracting 1 from the magnitude"],"correct_answer_indices":[1],"correct_answers":["subtracting the magnitude from 2n - 1"]},{"question":"According to the passage, which of the following is NOT an integer representation?","answers":["biased","sign magnitude","one's complement","unsigned"],"correct_answer_indices":[0],"correct_answers":["biased"]},{"question":"According to the passage, the basic rules for binary addition are listed in:","answers":["Table 8.1","Table 8.3","Figure 8.1","Table 8.4"],"correct_answer_indices":[1],"correct_answers":["Table 8.3"]},{"question":"According to the passage, which of the following is NOT a reason for choosing 2's complement representation over other representations?","answers":["Hardware is faster","Hardware is simpler","Ease of human readability","There are not two representations for 0"],"correct_answer_indices":[2],"correct_answers":["Ease of human readability"]},{"question":"According to the passage, overflow in binary addition occurs when:","answers":["the MSB is 1","the sum is a negative number","the sum is greater than the max positive number","the carry into the MSB is not equal to the carry out from the MSB"],"correct_answer_indices":[3],"correct_answers":["the carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, the 1's complement in binary of a negative integer is obtained by:","answers":["inverting each bit","subtracting 1 from its magnitude","adding 1 to its magnitude","subtracting its magnitude from 2n -1 where n is the number of bits used to store the integer in binary"],"correct_answer_indices":[3],"correct_answers":["subtracting its magnitude from 2n -1 where n is the number of bits used to store the integer in binary"]},{"question":"According to the passage, which of the following is true about 2's complement representation?","answers":["The rules are the same as for sign-magnitude","It is easier for humans to read","It does NOT have 2 representations for 0","It is commonly used in modern computers"],"correct_answer_indices":[2],"correct_answers":["It does NOT have 2 representations for 0"]},{"question":"According to the passage, the basic rules for binary subtraction are listed in:","answers":["Table 8.3","Figure 8.1","Table 8.4","Table 8.5"],"correct_answer_indices":[2],"correct_answers":["Table 8.4"]},{"question":"According to the passage, what is the maximum positive integer that can be stored in a byte in 2's complement form?","answers":["+255","+128","+127","+256"],"correct_answer_indices":[2],"correct_answers":["+127"]},{"question":"According to the passage, what is the name of the circuit in a CPU that performs arithmetic and logical operations?","answers":["Control Unit","Cache","Arithmetic Logic Unit (ALU)","Register"],"correct_answer_indices":[2],"correct_answers":["Arithmetic Logic Unit (ALU)"]},{"question":"According to the passage, which of the following correctly lists the 4 commonly known integer representations discussed?","answers":["Unsigned, One's complement, Biased, Two's complement","One's complement, Two's complement, Biased, Sign magnitude","Unsigned, Sign magnitude, One's complement, Two's complement","Unsigned, Sign magnitude, Biased, Two's complement"],"correct_answer_indices":[2],"correct_answers":["Unsigned, Sign magnitude, One's complement, Two's complement"]},{"question":"According to the passage, what is subtracted from to obtain the 1's complement of a negative integer stored in binary?","answers":["Its value","Its complement","Its magnitude","Its sign"],"correct_answer_indices":[2],"correct_answers":["Its magnitude"]},{"question":"According to the passage, what additional step is needed to find the 2's complement from the 1's complement?","answers":["Invert each bit","Subtract 1 from the 1's complement","Add 1 to the 1's complement","Take the magnitude"],"correct_answer_indices":[2],"correct_answers":["Add 1 to the 1's complement"]},{"question":"According to the passage, overflow detection involves determining if:","answers":["The result is negative","The sum is greater than the max positive number","The MSB is 1","The carry into the MSB is not equal to the carry out from the MSB"],"correct_answer_indices":[3],"correct_answers":["The carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, how is multiplication performed in a computer's ALU?","answers":["Mathematically","As repeated subtractions","Logically","As repeated additions"],"correct_answer_indices":[3],"correct_answers":["As repeated additions"]},{"question":"According to the passage, how is division performed in a computer's ALU?","answers":["As repeated additions","Logically","Mathematically","As repeated subtractions"],"correct_answer_indices":[3],"correct_answers":["As repeated subtractions"]},{"question":"According to the passage, overflow occurs when adding which two positive integers stored in bytes?","answers":["+100 and +30","+127 and +1","+15 and +10","+8 and +3"],"correct_answer_indices":[0],"correct_answers":["+100 and +30"]},{"question":"According to the passage, what is subtracted from to obtain the 1's complement of a positive integer stored in binary?","answers":["Its magnitude","Its value","Its sign","Nothing, the representation is the same as for unsigned integers"],"correct_answer_indices":[3],"correct_answers":["Nothing, the representation is the same as for unsigned integers"]},{"question":"According to the passage, what additional operation is performed to obtain the 2's complement from the 1's complement of a negative integer?","answers":["Take the magnitude","Subtract 1","Invert each bit","Add 1"],"correct_answer_indices":[3],"correct_answers":["Add 1"]},{"question":"According to the passage, overflow detection in binary addition involves determining if the:","answers":["Result is negative","Sum exceeds the maximum positive number","Carry into the MSB is not equal to the carry out from the MSB","MSB is 1"],"correct_answer_indices":[2],"correct_answers":["Carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, how can the decimal value of a positive integer stored in a byte in 2's complement form be determined?","answers":["By adding the weight of columns containing a 0","By taking the 1's complement","By inverting each bit","By subtracting 1 from the value"],"correct_answer_indices":[0],"correct_answers":["By adding the weight of columns containing a 0"]},{"question":"According to the passage, how can the decimal value of a negative integer stored in a byte in 2's complement form be determined?","answers":["By subtracting 1 from the value","By inverting each bit","By adding the weight of columns containing a 0 and then adding 1 to the result","By taking the 1's complement"],"correct_answer_indices":[2],"correct_answers":["By adding the weight of columns containing a 0 and then adding 1 to the result"]},{"question":"According to the passage, overflow occurs when adding which two positive integers stored in bytes in 2's complement form?","answers":["+127 and +1","+100 and +30","+8 and +3","+15 and +10"],"correct_answer_indices":[1],"correct_answers":["+100 and +30"]},{"question":"According to the passage, the rules of 1's complement state that the 1's complement of a positive integer is obtained by:","answers":["Adding 1 to its value","Inverting each bit","The representation is the same as for unsigned integers","Subtracting its magnitude from 2^n - 1"],"correct_answer_indices":[2],"correct_answers":["The representation is the same as for unsigned integers"]},{"question":"According to the passage, overflow detection in binary addition involves determining if:","answers":["The MSB is 1","The result is negative","The result exceeds the maximum positive number","The carry into the MSB is not equal to the carry out from the MSB"],"correct_answer_indices":[3],"correct_answers":["The carry into the MSB is not equal to the carry out from the MSB"]},{"question":"According to the passage, the decimal value of the 1's complement of -26 stored in a byte would be:","answers":["128","26","230","254"],"correct_answer_indices":[2],"correct_answers":["230"]},{"question":"According to the passage, which of the following integer representations is NOT commonly used in modern computers?","answers":["Biased","One's complement","Sign magnitude","Two's complement"],"correct_answer_indices":[2],"correct_answers":["Sign magnitude"]},{"question":"According to the passage, overflow occurs when adding which two positive integers stored in bytes in 2's complement form?","answers":["+8 and +3","+15 and +10","+127 and +1","+100 and +30"],"correct_answer_indices":[3],"correct_answers":["+100 and +30"]},{"question":"What are the elements of a machine instruction set?","answers":["Control, system control, transfer of control","Operation code, source operand reference, result operand reference, next instruction reference","Address, numbers, characters, logical data","Data transfer, arithmetic, logical, conversion"],"correct_answer_indices":[1],"correct_answers":["Operation code, source operand reference, result operand reference, next instruction reference"]},{"question":"Which part of a computer instruction specifies the operation to be performed?","answers":["Result operand reference","Operation code","Source operand reference","Next instruction reference"],"correct_answer_indices":[1],"correct_answers":["Operation code"]},{"question":"Where can source and destination operands be located?","answers":["Cache memory","Main or virtual memory, CPU register, I/O device","Secondary memory","Primary memory"],"correct_answer_indices":[1],"correct_answers":["Main or virtual memory, CPU register, I/O device"]},{"question":"What are the typical types of operands used in machine instruction sets?","answers":["Registers","Addresses, numbers, characters, logical data","Memory addresses","I/O devices"],"correct_answer_indices":[1],"correct_answers":["Addresses, numbers, characters, logical data"]},{"question":"What does EBCDIC stand for?","answers":["Extended Binary Coded Decimal Interchange Code","American Standard Code for Information Interchange","International Reference Alphabet","Extended Boolean Conversion Data Interchange Code"],"correct_answer_indices":[0],"correct_answers":["Extended Binary Coded Decimal Interchange Code"]},{"question":"Which type of data representation is most commonly used in computers?","answers":["Binary","Hexadecimal","Decimal","Octal"],"correct_answer_indices":[0],"correct_answers":["Binary"]},{"question":"Which logical operation returns true if at least one of the operands is true?","answers":["XOR","OR","AND","NOT"],"correct_answer_indices":[1],"correct_answers":["OR"]},{"question":"What is the maximum number of addresses one might need in an instruction?","answers":["Four","Two","Three","Zero"],"correct_answer_indices":[0],"correct_answers":["Four"]},{"question":"What type of operation converts data from one format to another?","answers":["Conversion","Logical","Data transfer","Arithmetic"],"correct_answer_indices":[0],"correct_answers":["Conversion"]},{"question":"Which type of instructions can only be executed in a privileged state?","answers":["System control","Logical","Data storage","Arithmetic"],"correct_answer_indices":[0],"correct_answers":["System control"]},{"question":"What is the primary purpose of a data transfer instruction?","answers":["To perform mathematical calculations","To manipulate individual bits of a word","To move data between different locations","To execute privileged operations"],"correct_answer_indices":[2],"correct_answers":["To move data between different locations"]},{"question":"Which type of operations are most commonly provided for signed integer numbers?","answers":["Data transfer","Arithmetic","Conversion","Logical"],"correct_answer_indices":[1],"correct_answers":["Arithmetic"]},{"question":"Which bits are involved in bitwise logical operations?","answers":["The middle bits","The most significant bits","The least significant bits","Individual bits within a data unit"],"correct_answer_indices":[3],"correct_answers":["Individual bits within a data unit"]},{"question":"Which type of instruction involves shifting or rotating data?","answers":["Arithmetic","Data transfer","Logical","Conversion"],"correct_answer_indices":[2],"correct_answers":["Logical"]},{"question":"What are the categories of instruction types?","answers":["Arithmetic, Logical, Conversion, System control","Data transfer, I/O, System control, Transfer of control","Memory access, Input/output, Program control, Processor control","Data processing, Data storage, Data movement, Control"],"correct_answer_indices":[3],"correct_answers":["Data processing, Data storage, Data movement, Control"]},{"question":"Which type of instruction is used to perform calculations with individual bits?","answers":["Conversion","Logical","Data transfer","Arithmetic"],"correct_answer_indices":[1],"correct_answers":["Logical"]},{"question":"What is the result of an OR operation when both operands are false?","answers":["Unspecified","True","False","Depends on the context"],"correct_answer_indices":[2],"correct_answers":["False"]},{"question":"What is the maximum number of operands required in an instruction?","answers":["Two","Three","Zero","One"],"correct_answer_indices":[1],"correct_answers":["Three"]},{"question":"What is the typical purpose of a system control instruction?","answers":["To manipulate individual bits of a word","To perform privileged operations","To execute arithmetic calculations","To transfer data between different locations"],"correct_answer_indices":[1],"correct_answers":["To perform privileged operations"]},{"question":"Which type of data cannot be easily stored or transmitted by data processing systems?","answers":["Binary data","Numeric data","Textual/character data","Logical data"],"correct_answer_indices":[2],"correct_answers":["Textual/character data"]},{"question":"What does ASCII stand for?","answers":["American Standard Character and Symbol Integration","American Standard Code for Information Interchange","Extended Binary Coded Decimal Interchange Code","International Reference Alphabet"],"correct_answer_indices":[1],"correct_answers":["American Standard Code for Information Interchange"]},{"question":"What is the primary purpose of a conversion instruction?","answers":["To perform arithmetic calculations","To transfer data between different locations","To change the format or operate on the format of data","To manipulate individual bits of a word"],"correct_answer_indices":[2],"correct_answers":["To change the format or operate on the format of data"]},{"question":"What type of instructions are used for reading from or writing to input/output devices?","answers":["I/O","Arithmetic","Data transfer","Logical"],"correct_answer_indices":[0],"correct_answers":["I/O"]},{"question":"What type of operations manipulate individual bits of a word?","answers":["Data transfer","Logical","Conversion","Arithmetic"],"correct_answer_indices":[1],"correct_answers":["Logical"]},{"question":"Which type of operations involves manipulating Boolean or binary data?","answers":["Arithmetic","Logical","Data transfer","Conversion"],"correct_answer_indices":[1],"correct_answers":["Logical"]},{"question":"What is the primary purpose of an arithmetic instruction?","answers":["To move data between different locations","To perform mathematical calculations","To execute privileged operations","To manipulate individual bits of a word"],"correct_answer_indices":[1],"correct_answers":["To perform mathematical calculations"]},{"question":"Which category of instructions is reserved for the use of the operating system?","answers":["Arithmetic","Data transfer","System control","Logical"],"correct_answer_indices":[2],"correct_answers":["System control"]},{"question":"What is the purpose of transfer of control operations in instruction sets?","answers":["To change the sequence of instruction execution","To skip instructions","To update the program counter","To perform a conditional branch"],"correct_answer_indices":[0],"correct_answers":["To change the sequence of instruction execution"]},{"question":"What are the two principal reasons for the use of procedures?","answers":["Flexibility and Efficiency","Economy and Modularity","Speed and Accuracy","Simplicity and Reliability"],"correct_answer_indices":[1],"correct_answers":["Economy and Modularity"]},{"question":"Which type of instruction branches to the next instruction only if a certain condition is met?","answers":["Skip instruction","Jump instruction","Procedure call instruction","Conditional branch instruction"],"correct_answer_indices":[3],"correct_answers":["Conditional branch instruction"]},{"question":"What are the three common places for storing the return address?","answers":["ALU, Control Unit, I/O Unit","Register, Start of called procedure, Top of stack","CPU, GPU, RAM","Cache, Memory, Hard Drive"],"correct_answer_indices":[1],"correct_answers":["Register, Start of called procedure, Top of stack"]},{"question":"In immediate addressing, where is the operand located?","answers":["In a register","In the stack","At a directly specified address","Inside the instruction itself"],"correct_answer_indices":[3],"correct_answers":["Inside the instruction itself"]},{"question":"What is the limitation of immediate addressing?","answers":["The operand size is restricted by the size of the address field","It is slower than other addressing modes","It can only be used for arithmetic operations","It requires additional memory references"],"correct_answer_indices":[0],"correct_answers":["The operand size is restricted by the size of the address field"]},{"question":"In direct addressing, where is the address of the operand contained?","answers":["In the address field of the instruction","In the stack","In the immediate data field","In a register"],"correct_answer_indices":[0],"correct_answers":["In the address field of the instruction"]},{"question":"What is the advantage of direct addressing?","answers":["It requires only one memory reference","It provides flexibility in addressing","It allows unlimited address space","It improves cache performance"],"correct_answer_indices":[0],"correct_answers":["It requires only one memory reference"]},{"question":"In indirect addressing, where does the address field refer to?","answers":["A register containing the operand","The address of a word in memory","A value stored in the accumulator","A flag indicating the address mode"],"correct_answer_indices":[1],"correct_answers":["The address of a word in memory"]},{"question":"What is the advantage of register addressing?","answers":["It allows for unlimited address space","It provides flexibility in addressing","No memory references are required","It improves cache performance"],"correct_answer_indices":[2],"correct_answers":["No memory references are required"]},{"question":"What is the limitation of register addressing?","answers":["It can only be used with specific instructions","It has a very limited address space","It slows down the instruction execution","It requires additional memory references"],"correct_answer_indices":[1],"correct_answers":["It has a very limited address space"]},{"question":"In register indirect addressing, where is the operand located?","answers":["In the memory cell with the same address as the register","In the memory cell pointed to by the contents of a register","In the immediate data field of the instruction","In the cache memory for faster access"],"correct_answer_indices":[1],"correct_answers":["In the memory cell pointed to by the contents of a register"]},{"question":"What is the principal advantage of register indirect addressing?","answers":["It requires one less memory reference than indirect addressing","It supports a larger address range than other addressing modes","It simplifies the instruction execution process","It allows for more efficient operand manipulation"],"correct_answer_indices":[0],"correct_answers":["It requires one less memory reference than indirect addressing"]},{"question":"What is the advantage of displacement addressing?","answers":["Simplicity of memory access","Improved cache performance","Flexibility in addressing","Faster execution of instructions"],"correct_answer_indices":[2],"correct_answers":["Flexibility in addressing"]},{"question":"What is the disadvantage of displacement addressing?","answers":["Limited address range","High memory access latency","Slower execution of instructions","Increased complexity in address calculation"],"correct_answer_indices":[3],"correct_answers":["Increased complexity in address calculation"]}]