NDSummary.OnToolTipsLoaded("File:svdb_typedef.h",{89:"<div class=\"NDToolTip TFile LC\"><div class=\"TTSummary\">Copyright (c) 2025 IC Verimeter. All rights reserved.</div></div>",92:"<div class=\"NDToolTip TMacro LC\"><div class=\"TTSummary\">Inline function definition for C++ compatibility</div></div>",94:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype94\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> uint8_t svScalar</div></div><div class=\"TTSummary\">Basic scalar type for SystemVerilog DPI</div></div>",95:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype95\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> svScalar svLogic</div></div><div class=\"TTSummary\">SystemVerilog logic type, alias for svScalar</div></div>",96:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype96\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> svScalar svBit</div></div><div class=\"TTSummary\">SystemVerilog bit type, alias for svScalar</div></div>",97:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype97\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> uint32_t svBitVecVal</div></div><div class=\"TTSummary\">SystemVerilog bit vector value type</div></div>",98:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype98\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef void</span>* svOpenArrayHandle</div></div><div class=\"TTSummary\">Handle for SystemVerilog open arrays</div></div>",99:"<div class=\"NDToolTip TStruct LC\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype99\"><div class=\"CPEntry TStruct Current\"><div class=\"CPModifiers\"><span class=\"SHKeyword\">typedef</span> <span class=\"SHKeyword\">struct</span></div><div class=\"CPName\">t_vpi_vecval</div></div></div><div class=\"TTSummary\">Structure for VPI vector values containing aval and bval fields</div></div>",101:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype101\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">typedef</span> s_vpi_vecval svLogicVecVal</div></div><div class=\"TTSummary\">SystemVerilog logic vector value type, alias for s_vpi_vecval</div></div>",102:"<div class=\"NDToolTip TVariable LC\"><div id=\"NDPrototype102\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">#ifndef svdb_long_t <span class=\"SHKeyword\">typedef long long</span> svdb_long_t</div></div><div class=\"TTSummary\">64-bit integer type for SVDB Gateway, defaults to &quot;long long&quot;</div></div>"});