$date
	Sun Oct 23 03:30:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#356893
b10011 !
1"
#356894
b10011 &
b10011 %
1$
#356895
0"
#356898
b111010 &
b111010 %
#356902
b11101 &
b11101 %
#356906
b1011000 &
b1011000 %
#356910
b101100 &
b101100 %
#356914
b10110 &
b10110 %
#356918
b1011 &
b1011 %
#356922
b100010 &
b100010 %
#356926
b10001 &
b10001 %
#356930
b110100 &
b110100 %
#356934
b11010 &
b11010 %
#356938
b1101 &
b1101 %
#356942
b101000 &
b101000 %
#356946
b10100 &
b10100 %
#356950
b1010 &
b1010 %
#356954
b101 &
b101 %
#356958
b10000 &
b10000 %
#356962
b1000 &
b1000 %
#356966
b100 &
b100 %
#356970
b10 &
b10 %
#356974
b1 &
1#
b1 %
#356978
b0 &
b0 %
0#
0$
#1372274
b101 &
b101 %
1$
b101 !
1"
#1372275
0"
#1372278
b10000 &
b10000 %
#1372282
b1000 &
b1000 %
#1372286
b100 &
b100 %
#1372290
b10 &
b10 %
#1372294
b1 &
1#
b1 %
#1372298
b0 &
b0 %
0#
0$
#2354824
b110 !
1"
#2354826
b110 &
b110 %
1$
#2354827
0"
#2354830
b11 &
b11 %
#2354834
b1010 &
b1010 %
#2354838
b101 &
b101 %
#2354842
b10000 &
b10000 %
#2354846
b1000 &
b1000 %
#2354850
b100 &
b100 %
#2354854
b10 &
b10 %
#2354858
b1 &
b1 %
1#
#2354862
b0 &
0#
b0 %
0$
#4500012
