// Seed: 137335921
module module_0;
  parameter id_1 = 1;
  wire [1 : 1  ==?  -1] id_2;
  logic id_3, id_4;
  logic id_5;
  assign module_1.id_3 = 0;
  initial begin : LABEL_0
    if (1) disable id_6;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd36,
    parameter id_6  = 32'd11,
    parameter id_7  = 32'd68
) (
    input supply1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri id_5,
    output tri _id_6,
    input tri _id_7,
    output supply0 id_8,
    output uwire id_9,
    output uwire id_10,
    output uwire _id_11,
    input wor id_12,
    output wor id_13,
    output wire id_14
);
  static logic [id_11 : id_7  -  id_6] id_16;
  ;
  module_0 modCall_1 ();
endmodule
