$comment
	File created using the following command:
		vcd file encoder.msim.vcd -direction
$end
$date
	Mon Dec 07 19:14:26 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 x [7] $end
$var wire 1 2 x [6] $end
$var wire 1 3 x [5] $end
$var wire 1 4 x [4] $end
$var wire 1 5 x [3] $end
$var wire 1 6 x [2] $end
$var wire 1 7 x [1] $end
$var wire 1 8 x [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_a [15] $end
$var wire 1 C ww_a [14] $end
$var wire 1 D ww_a [13] $end
$var wire 1 E ww_a [12] $end
$var wire 1 F ww_a [11] $end
$var wire 1 G ww_a [10] $end
$var wire 1 H ww_a [9] $end
$var wire 1 I ww_a [8] $end
$var wire 1 J ww_a [7] $end
$var wire 1 K ww_a [6] $end
$var wire 1 L ww_a [5] $end
$var wire 1 M ww_a [4] $end
$var wire 1 N ww_a [3] $end
$var wire 1 O ww_a [2] $end
$var wire 1 P ww_a [1] $end
$var wire 1 Q ww_a [0] $end
$var wire 1 R ww_x [7] $end
$var wire 1 S ww_x [6] $end
$var wire 1 T ww_x [5] $end
$var wire 1 U ww_x [4] $end
$var wire 1 V ww_x [3] $end
$var wire 1 W ww_x [2] $end
$var wire 1 X ww_x [1] $end
$var wire 1 Y ww_x [0] $end
$var wire 1 Z \x[0]~output_o\ $end
$var wire 1 [ \x[1]~output_o\ $end
$var wire 1 \ \x[2]~output_o\ $end
$var wire 1 ] \x[3]~output_o\ $end
$var wire 1 ^ \x[4]~output_o\ $end
$var wire 1 _ \x[5]~output_o\ $end
$var wire 1 ` \x[6]~output_o\ $end
$var wire 1 a \x[7]~output_o\ $end
$var wire 1 b \a[8]~input_o\ $end
$var wire 1 c \a[11]~input_o\ $end
$var wire 1 d \a[10]~input_o\ $end
$var wire 1 e \a[9]~input_o\ $end
$var wire 1 f \Z1|out0~1_combout\ $end
$var wire 1 g \a[7]~input_o\ $end
$var wire 1 h \a[5]~input_o\ $end
$var wire 1 i \a[15]~input_o\ $end
$var wire 1 j \a[12]~input_o\ $end
$var wire 1 k \a[3]~input_o\ $end
$var wire 1 l \Z1|out0~0_combout\ $end
$var wire 1 m \a[0]~input_o\ $end
$var wire 1 n \Z1|out0~2_combout\ $end
$var wire 1 o \a[6]~input_o\ $end
$var wire 1 p \E1|out0~0_combout\ $end
$var wire 1 q \a[13]~input_o\ $end
$var wire 1 r \a[1]~input_o\ $end
$var wire 1 s \E1|out0~1_combout\ $end
$var wire 1 t \a[4]~input_o\ $end
$var wire 1 u \V1|out0~0_combout\ $end
$var wire 1 v \a[2]~input_o\ $end
$var wire 1 w \H1|out0~0_combout\ $end
$var wire 1 x \N1|out0~0_combout\ $end
$var wire 1 y \R1|out0~0_combout\ $end
$var wire 1 z \a[14]~input_o\ $end
$var wire 1 { \B1|out0~0_combout\ $end
$var wire 1 | \R1|out0~1_combout\ $end
$var wire 1 } \N1|out0~1_combout\ $end
$var wire 1 ~ \L1|out0~0_combout\ $end
$var wire 1 !! \L1|out0~1_combout\ $end
$var wire 1 "! \D0|out0~0_combout\ $end
$var wire 1 #! \H1|out0~1_combout\ $end
$var wire 1 $! \E1|out0~2_combout\ $end
$var wire 1 %! \B1|out0~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
1:
x;
1<
1=
1>
1?
1@
1A
1Z
0[
1\
1]
1^
0_
0`
0a
0b
0c
0d
0e
0f
1g
1h
1i
1j
0k
1l
1m
1n
0o
0p
1q
1r
0s
0t
0u
0v
1w
0x
0y
1z
1{
1|
1}
0~
1!!
1"!
0#!
0$!
0%!
1!
1"
1#
1$
0%
0&
0'
0(
1)
0*
1+
0,
0-
0.
1/
10
01
02
03
14
15
16
07
18
1B
1C
1D
1E
0F
0G
0H
0I
1J
0K
1L
0M
0N
0O
1P
1Q
0R
0S
0T
1U
1V
1W
0X
1Y
$end
#1000000
