#--  Synopsys, Inc.
#--  Version V-2023.09M
#--  Project file C:\Users\Lucas\Documents\Nascerr\In_System_Programming_FPGA\testeISP\synthesis\run_options.txt
#--  Written on Wed Apr  9 16:55:18 2025


#project files
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/hdl/Ram_interface.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/Actel/SgCore/TAMPER/2.1.300/tamper_comps.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/TAMPER_C0/TAMPER_C0_0/TAMPER_C0_TAMPER_C0_0_TAMPER.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/TAMPER_C0/TAMPER_C0.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/TPSRAM_C0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/TPSRAM_C0/TPSRAM_C0.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/Dev_Restart_after_ISP_blk/Dev_Restart_after_ISP_blk.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP_sb/CCC_0/testeISP_sb_CCC_0_FCCC.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP_sb/FABOSC_0/testeISP_sb_FABOSC_0_OSC.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP_sb_MSS/testeISP_sb_MSS_syn.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP_sb_MSS/testeISP_sb_MSS.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP_sb/testeISP_sb.v"
add_file -verilog "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/component/work/testeISP/testeISP.v"
add_file -fpga_constraint "C:/Users/Lucas/Documents/Nascerr/In_System_Programming_FPGA/testeISP/designer/testeISP/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology SmartFusion2
set_option -part M2S025T
set_option -package VF400
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "testeISP"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -scm2hydra 0
set_option -scm2hydra_preserve_rtl_sig 1
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -infer_seqShift 1
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -async_clkint_removal 1

# Microchip SmartFusion2
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1

# NFilter
set_option -no_sequential_opt 0

# common_options
set_option -add_dut_hierarchy 0
set_option -prepare_readback 0

# flow_options
set_option -slr_aware_debug 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./testeISP.vm"
impl -active "synthesis"
