Analysis & Synthesis report for MIPS
Thu Nov 24 18:55:33 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|flopr:pcreg
  6. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:pcmux
  7. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:pcbrmux
  8. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:wrmux
  9. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:resmux
 10. Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:srcbmux
 11. Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|alu:alu"
 12. Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|mux2:pcmux"
 13. Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|adder:pcaddl"
 14. Port Connectivity Checks: "top:dut|mips:mips"
 15. Port Connectivity Checks: "top:dut"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 24 18:55:33 2016           ;
; Quartus Prime Version       ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name               ; MIPS                                        ;
; Top-level Entity Name       ; testbench                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; testbench          ; MIPS               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:pcbrmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:wrmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:resmux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|mips:mips|datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|alu:alu"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|mux2:pcmux" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; d1[1..0] ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips|datapath:dp|adder:pcaddl" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                             ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                             ;
; b[2]     ; Input ; Info     ; Stuck at VCC                             ;
+----------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|mips:mips"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk       ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataadr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memwrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 24 18:55:17 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: /home/pedro/Mips/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr File: /home/pedro/Mips/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signext.sv
    Info (12023): Found entity 1: signext File: /home/pedro/Mips/signext.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sl2.sv
    Info (12023): Found entity 1: sl2 File: /home/pedro/Mips/sl2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: /home/pedro/Mips/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: /home/pedro/Mips/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aludeco.sv
    Info (12023): Found entity 1: aludeco File: /home/pedro/Mips/aludeco.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maindec.sv
    Info (12023): Found entity 1: maindec File: /home/pedro/Mips/maindec.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: /home/pedro/Mips/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: /home/pedro/Mips/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: /home/pedro/Mips/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mips.sv
    Info (12023): Found entity 1: mips File: /home/pedro/Mips/mips.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: /home/pedro/Mips/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: /home/pedro/Mips/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: /home/pedro/Mips/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: /home/pedro/Mips/testbench.sv Line: 1
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10175): Verilog HDL warning at testbench.sv(24): ignoring unsupported system task File: /home/pedro/Mips/testbench.sv Line: 24
Warning (10175): Verilog HDL warning at testbench.sv(30): ignoring unsupported system task File: /home/pedro/Mips/testbench.sv Line: 30
Info (12128): Elaborating entity "top" for hierarchy "top:dut" File: /home/pedro/Mips/testbench.sv Line: 8
Info (12128): Elaborating entity "mips" for hierarchy "top:dut|mips:mips" File: /home/pedro/Mips/top.sv Line: 7
Info (12128): Elaborating entity "controller" for hierarchy "top:dut|mips:mips|controller:c" File: /home/pedro/Mips/mips.sv Line: 11
Info (12128): Elaborating entity "maindec" for hierarchy "top:dut|mips:mips|controller:c|maindec:md" File: /home/pedro/Mips/controller.sv Line: 13
Info (12128): Elaborating entity "aludeco" for hierarchy "top:dut|mips:mips|controller:c|aludeco:ad" File: /home/pedro/Mips/controller.sv Line: 15
Info (12128): Elaborating entity "datapath" for hierarchy "top:dut|mips:mips|datapath:dp" File: /home/pedro/Mips/mips.sv Line: 12
Info (12128): Elaborating entity "flopr" for hierarchy "top:dut|mips:mips|datapath:dp|flopr:pcreg" File: /home/pedro/Mips/datapath.sv Line: 18
Info (12128): Elaborating entity "adder" for hierarchy "top:dut|mips:mips|datapath:dp|adder:pcaddl" File: /home/pedro/Mips/datapath.sv Line: 19
Info (12128): Elaborating entity "sl2" for hierarchy "top:dut|mips:mips|datapath:dp|sl2:immsh" File: /home/pedro/Mips/datapath.sv Line: 20
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|mips:mips|datapath:dp|mux2:pcmux" File: /home/pedro/Mips/datapath.sv Line: 22
Info (12128): Elaborating entity "regfile" for hierarchy "top:dut|mips:mips|datapath:dp|regfile:rf" File: /home/pedro/Mips/datapath.sv Line: 26
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|mips:mips|datapath:dp|mux2:wrmux" File: /home/pedro/Mips/datapath.sv Line: 27
Info (12128): Elaborating entity "signext" for hierarchy "top:dut|mips:mips|datapath:dp|signext:se" File: /home/pedro/Mips/datapath.sv Line: 29
Info (12128): Elaborating entity "alu" for hierarchy "top:dut|mips:mips|datapath:dp|alu:alu" File: /home/pedro/Mips/datapath.sv Line: 32
Warning (10230): Verilog HDL assignment warning at alu.sv(7): truncated value with size 32 to match size of target (1) File: /home/pedro/Mips/alu.sv Line: 7
Warning (10270): Verilog HDL Case Statement warning at alu.sv(11): incomplete case statement has no default case item File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[0]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[1]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[2]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[3]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[4]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[5]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[6]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[7]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[8]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[9]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[10]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[11]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[12]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[13]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[14]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[15]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[16]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[17]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[18]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[19]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[20]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[21]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[22]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[23]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[24]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[25]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[26]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[27]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[28]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[29]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[30]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (10041): Inferred latch for "y[31]" at alu.sv(11) File: /home/pedro/Mips/alu.sv Line: 11
Info (12128): Elaborating entity "imem" for hierarchy "top:dut|imem:imem" File: /home/pedro/Mips/top.sv Line: 8
Warning (10850): Verilog HDL warning at imem.sv(7): number of words (18) in memory file does not match the number of elements in the address range [0:63] File: /home/pedro/Mips/imem.sv Line: 7
Warning (10030): Net "RAM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: /home/pedro/Mips/imem.sv Line: 4
Warning (10030): Net "RAM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: /home/pedro/Mips/imem.sv Line: 4
Warning (10030): Net "RAM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: /home/pedro/Mips/imem.sv Line: 4
Info (12128): Elaborating entity "dmem" for hierarchy "top:dut|dmem:dmem" File: /home/pedro/Mips/top.sv Line: 9
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "top:dut|mips:mips|zero" is missing source, defaulting to GND File: /home/pedro/Mips/mips.sv Line: 8
Error (12061): Can't synthesize current design -- Top partition does not contain any logic
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings
    Error: Peak virtual memory: 1237 megabytes
    Error: Processing ended: Thu Nov 24 18:55:33 2016
    Error: Elapsed time: 00:00:16
    Error: Total CPU time (on all processors): 00:00:39


