`timescale 1ns/1ns

module buf_cnt(input clk , rst , ld , ci  , en_cnt , en_tri , SI , input [7:0] PI , output co , output reg SO);
    reg [7:0] PO;
    wire [7:0] TP;
    assign TP = ~PI;
    always @(posedge clk , posedge rst) begin
	if (rst)
	    PO <= 8'b0;
	    else begin
		if (ld)
		    PO <= TP;
			else if (en_cnt) PO <= ci ? (PO + 1) : PO;
	    end
    end

    assign co = (en_cnt) ? &{PO , ci} : 1'b0;

    always @(posedge clk) begin
	if (en_tri)
	    SO <= SI;
    end

endmodule