//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.9 Beta-4 Education
//Created Time: Thu Jan 18 19:59:31 2024

`timescale 100 ps/100 ps
module Integer_Division_Top(
	clk,
	rstn,
	dividend,
	divisor,
	remainder,
	quotient
);
input clk;
input rstn;
input [7:0] dividend;
input [7:0] divisor;
output [7:0] remainder;
output [7:0] quotient;
wire GND;
wire VCC;
wire clk;
wire [7:0] dividend;
wire [7:0] divisor;
wire [7:0] quotient;
wire [7:0] remainder;
wire rstn;
wire \integer_division_inst/integer_division_has_rem_inst/n262_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n263_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n264_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n265_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n266_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n267_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n268_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n269_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n288_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n289_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n290_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n291_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n292_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n293_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n294_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n295_6 ;
wire \integer_division_inst/integer_division_has_rem_inst/n262_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n288_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n289_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n290_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n291_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n292_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n293_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n294_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n295_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n249_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n249_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n248_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n248_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n247_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n247_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n246_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n246_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n245_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n245_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n244_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n244_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n243_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n243_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/n242_1 ;
wire \integer_division_inst/integer_division_has_rem_inst/n242_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/n6_7 ;
wire \integer_division_inst/integer_division_has_rem_inst/n24_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n31_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/n30_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n29_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n28_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n27_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n26_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n25_11 ;
wire \integer_division_inst/integer_division_has_rem_inst/n24_13 ;
wire \integer_division_inst/integer_division_has_rem_inst/n24_14 ;
wire \integer_division_inst/integer_division_has_rem_inst/n24_15 ;
wire \integer_division_inst/integer_division_has_rem_inst/n23_19 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 ;
wire \integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[0] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[1] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[2] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[3] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[4] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[5] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_a[6] ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_b[7] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/reg_dividend ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] ;
wire [1:1] \integer_division_inst/integer_division_has_rem_inst/sign ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] ;
wire [2:2] \integer_division_inst/integer_division_has_rem_inst/sign_0 ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] ;
wire [3:3] \integer_division_inst/integer_division_has_rem_inst/sign_1 ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] ;
wire [4:4] \integer_division_inst/integer_division_has_rem_inst/sign_2 ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] ;
wire [5:5] \integer_division_inst/integer_division_has_rem_inst/sign_3 ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] ;
wire [6:6] \integer_division_inst/integer_division_has_rem_inst/sign_4 ;
wire [7:0] \integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] ;
wire [7:7] \integer_division_inst/integer_division_has_rem_inst/sign_5 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_12 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_0_COUT ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ;
wire \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_0_COUT ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
LUT4 \integer_division_inst/integer_division_has_rem_inst/n262_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n262_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n262_s2 .INIT=16'h1000;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n263_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n263_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n263_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n264_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n264_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n264_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n265_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n265_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n265_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n266_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n266_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n266_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n267_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n267_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n267_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n268_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n268_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n268_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n269_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n269_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n269_s2 .INIT=8'h07;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n288_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n288_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n288_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n288_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n289_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n289_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n289_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n289_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n290_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n290_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n290_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n290_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n291_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n291_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n291_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n291_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n292_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n292_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n292_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n292_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n293_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n293_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n293_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n293_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n294_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n294_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n294_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n294_s2 .INIT=8'h70;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n295_s2  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n262_7 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n295_7 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n295_6 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n295_s2 .INIT=8'h70;
LUT4 \integer_division_inst/integer_division_has_rem_inst/n262_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n262_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n262_s3 .INIT=16'h0001;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n288_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n242_1 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n288_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n288_s3 .INIT=8'hAC;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n289_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n243_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n289_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n289_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n290_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n244_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n290_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n290_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n291_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n245_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n291_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n291_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n292_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n246_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n292_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n292_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n293_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n247_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n293_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n293_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n294_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n248_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n294_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n294_s3 .INIT=8'hCA;
LUT3 \integer_division_inst/integer_division_has_rem_inst/n295_s3  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n249_1 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n295_7 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n295_s3 .INIT=8'hCA;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0  (
	.D(dividend[6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0  (
	.D(dividend[5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0  (
	.D(dividend[4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0  (
	.D(dividend[3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0  (
	.D(dividend[2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0  (
	.D(dividend[1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0  (
	.D(dividend[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0  (
	.D(divisor[7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0  (
	.D(divisor[6]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0  (
	.D(divisor[5]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0  (
	.D(divisor[4]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0  (
	.D(divisor[3]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0  (
	.D(divisor[2]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0  (
	.D(divisor[1]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0  (
	.D(divisor[0]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n262_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n263_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n264_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n265_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n266_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n267_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n268_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n269_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(quotient[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/quotient_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n288_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_7_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n289_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_6_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n290_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_5_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n291_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_4_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n292_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_3_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n293_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_2_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n294_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_1_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0  (
	.D(\integer_division_inst/integer_division_has_rem_inst/n295_6 ),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(remainder[0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/remainder_0_s0 .INIT=1'b0;
DFFC \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0  (
	.D(dividend[7]),
	.CLK(clk),
	.CLEAR(\integer_division_inst/integer_division_has_rem_inst/n6_7 ),
	.Q(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/reg_dividend_7_s0 .INIT=1'b0;
ALU \integer_division_inst/integer_division_has_rem_inst/n249_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n249_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n249_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n249_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n248_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n249_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n248_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n248_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n248_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n247_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n248_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n247_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n247_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n247_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n246_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n247_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n246_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n246_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n246_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n245_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n246_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n245_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n245_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n245_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n244_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n245_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n244_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n244_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n244_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n243_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n244_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n243_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n243_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n243_s .ALU_MODE=0;
ALU \integer_division_inst/integer_division_has_rem_inst/n242_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(GND),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n243_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/n242_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/n242_1 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/n242_s .ALU_MODE=0;
INV \integer_division_inst/integer_division_has_rem_inst/n6_s2  (
	.I(rstn),
	.O(\integer_division_inst/integer_division_has_rem_inst/n6_7 )
);
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n24_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s5 .INIT=8'h40;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n31_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n31_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n31_s6 .INIT=4'h6;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n30_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n30_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n30_s5 .INIT=8'hB4;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n29_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n29_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n29_s5 .INIT=16'h0DF2;
LUT2 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n28_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n28_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n28_s5 .INIT=4'h9;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n27_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5 .INIT=8'h4B;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n26_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n26_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n26_s5 .INIT=16'h10EF;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_s5  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_12 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n25_11 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_s5 .INIT=8'h87;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_12 ),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n24_13 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s6 .INIT=16'h40BF;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s7  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n24_14 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s7 .INIT=16'h0001;
LUT4 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_dividend [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/n24_15 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8 .INIT=16'h000B;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_s6  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I2(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_12 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n25_s6 .INIT=8'h01;
LUT3 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n23_s14  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/n24_14 ),
	.I2(\integer_division_inst/integer_division_has_rem_inst/n24_15 ),
	.F(\integer_division_inst/integer_division_has_rem_inst/n23_19 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n23_s14 .INIT=8'hBF;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[0] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/n24_11 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n31_12 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n30_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n29_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n28_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n27_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n26_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n25_11 ),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/n24_13 ),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/n23_19 ),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[1] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[1]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[1] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign [1]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[2] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[2]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[2] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_0 [2]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[3] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[3]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[3] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_1 [3]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[4] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[4]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[4] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_2 [4]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[5] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[5]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[5] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_3 [5]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s .ALU_MODE=2;
LUT1 \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_3_s1  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.F(\integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 )
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_3_s1 .INIT=2'h1;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_a[6] [7]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [0]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/sign[6]_3_3 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [0])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [0]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [1]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [1])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [1]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [2]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [2])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [2]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [3]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [3])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [3]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [4]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [4])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [4]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [5]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [5])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [5]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [6]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [6])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [6]),
	.I1(\integer_division_inst/integer_division_has_rem_inst/reg_b[7] [7]),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[7] [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_s .ALU_MODE=2;
ALU \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_s  (
	.I0(\integer_division_inst/integer_division_has_rem_inst/reg_sub_add[6] [7]),
	.I1(GND),
	.I3(\integer_division_inst/integer_division_has_rem_inst/sign_4 [6]),
	.CIN(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][7]_2 ),
	.COUT(\integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_0_COUT ),
	.SUM(\integer_division_inst/integer_division_has_rem_inst/sign_5 [7])
);
defparam \integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/sign[7]_s .ALU_MODE=2;
endmodule
