$date
	Mon Nov 22 14:20:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module frequencydivider_tb $end
$var wire 4 ! pos_count [3:0] $end
$var wire 4 " neg_count [3:0] $end
$var wire 1 # clk_out $end
$var reg 1 $ clk $end
$var reg 4 % mc [3:0] $end
$var reg 1 & reset $end
$scope module t1 $end
$var wire 1 $ clk $end
$var wire 4 ' mc [3:0] $end
$var wire 1 & reset $end
$var wire 1 # clk_out $end
$var reg 4 ( neg_count [3:0] $end
$var reg 4 ) pos_count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b100 '
1&
b101 %
0$
0#
b0 "
b0 !
$end
#50
b1 !
b1 )
0&
1$
#100
b1 "
b1 (
0$
#150
b10 !
b10 )
1$
#200
b10 "
b10 (
0$
#250
1#
b11 !
b11 )
1$
#300
b11 "
b11 (
0$
#350
b100 !
b100 )
1$
#400
b100 "
b100 (
0$
#450
b101 !
b101 )
1$
#500
0#
b0 !
b0 )
b0 "
b0 (
0$
#550
b1 !
b1 )
1$
#600
b1 "
b1 (
0$
#650
b10 !
b10 )
1$
#700
b10 "
b10 (
0$
#750
1#
b11 !
b11 )
1$
#800
b11 "
b11 (
0$
#850
b100 !
b100 )
1$
#900
b100 "
b100 (
0$
#950
b101 !
b101 )
1$
#1000
0#
b0 !
b0 )
b0 "
b0 (
0$
#1050
b1 !
b1 )
1$
#1100
b1 "
b1 (
0$
#1150
b10 !
b10 )
1$
#1200
b10 "
b10 (
0$
#1250
1#
b11 !
b11 )
1$
#1300
b11 "
b11 (
0$
#1350
b100 !
b100 )
1$
#1400
b100 "
b100 (
0$
#1450
b101 !
b101 )
1$
#1500
0#
b0 !
b0 )
b0 "
b0 (
0$
#1550
b1 !
b1 )
1$
#1600
b1 "
b1 (
0$
#1650
b10 !
b10 )
1$
#1700
b10 "
b10 (
0$
#1750
1#
b11 !
b11 )
1$
#1800
b11 "
b11 (
0$
#1850
b100 !
b100 )
1$
#1900
b100 "
b100 (
0$
#1950
b101 !
b101 )
1$
#2000
0#
b0 !
b0 )
b0 "
b0 (
0$
#2050
b1 !
b1 )
1$
