//===- HWToSystemC.cpp - HW To SystemC Conversion Pass --------------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This is the main HW to SystemC Conversion Pass Implementation.
//
//===----------------------------------------------------------------------===//

#include "circt/Conversion/HWToSystemC.h"
#include "../PassDetail.h"
#include "circt/Dialect/Comb/CombDialect.h"
#include "circt/Dialect/HW/HWAttributes.h"
#include "circt/Dialect/HW/HWOps.h"
#include "circt/Dialect/SystemC/SystemCOps.h"
#include "mlir/Dialect/EmitC/IR/EmitC.h"
#include "mlir/IR/BuiltinDialect.h"
#include "mlir/Transforms/DialectConversion.h"
#include "llvm/ADT/TypeSwitch.h"

using namespace mlir;
using namespace circt;
using namespace hw;
using namespace systemc;

//===----------------------------------------------------------------------===//
// Operation Conversion Patterns
//===----------------------------------------------------------------------===//

namespace {

/// This works on each HW module, creates corresponding SystemC modules, moves
/// the body of the module into the new SystemC module by splitting up the body
/// into field declarations, initializations done in a newly added systemc.ctor,
/// and internal methods to be registered in the constructor.
struct ConvertHWModule : public OpConversionPattern<HWModuleOp> {
  using OpConversionPattern::OpConversionPattern;

  LogicalResult
  matchAndRewrite(HWModuleOp module, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {
    // Parameterized modules are supported yet.
    if (module.getParameters().size() > 0)
      return emitError(module->getLoc(), "module parameters not supported yet");

    if (llvm::any_of(module.getAllPorts(),
                     [](auto port) { return port.isInOut(); }))
      return emitError(module->getLoc(), "inout arguments not supported yet");

    // Create the SystemC module.
    auto scModule = rewriter.create<SCModuleOp>(
        module.getLoc(), module.getNameAttr(), module.getAllPorts());
    scModule.setVisibility(module.getVisibility());

    SmallVector<Attribute> portAttrs;
    if (auto argAttrs = module.getAllArgAttrs())
      portAttrs.append(argAttrs.begin(), argAttrs.end());
    else
      portAttrs.append(module.getNumInputs(), Attribute());
    if (auto resultAttrs = module.getAllResultAttrs())
      portAttrs.append(resultAttrs.begin(), resultAttrs.end());
    else
      portAttrs.append(module.getNumOutputs(), Attribute());

    scModule.setAllArgAttrs(portAttrs);

    // Create a systemc.ctor operation inside the module.
    rewriter.setInsertionPointToStart(scModule.getBodyBlock());
    auto ctor = rewriter.create<CtorOp>(module.getLoc());

    // Create a systemc.func operation inside the module after the ctor.
    // TODO: implement logic to extract a better name and properly unique it.
    auto scFunc = rewriter.create<SCFuncOp>(
        module.getLoc(), rewriter.getStringAttr("innerLogic"));

    // Inline the HW module body into the systemc.func body.
    // TODO: do some dominance analysis to detect use-before-def and cycles in
    // the use chain, which are allowed in graph regions but not in SSACFG
    // regions, and when possible fix them.
    Region &scFuncBody = scFunc.getBody();
    scFuncBody.front().erase();
    rewriter.inlineRegionBefore(module.getBody(), scFuncBody, scFuncBody.end());

    // Register the systemc.func inside the systemc.ctor
    rewriter.setInsertionPointToStart(&ctor.getBody().front());
    rewriter.create<MethodOp>(ctor.getLoc(), scFunc.getHandle());

    // Move the block arguments of the systemc.func (that we got from the
    // hw.module) to the systemc.module
    Region &funcBody = scFunc.getBody();
    rewriter.setInsertionPointToStart(&funcBody.front());
    for (size_t i = 0, e = scFunc.getRegion().getNumArguments(); i < e; ++i) {
      auto inputRead =
          rewriter
              .create<SignalReadOp>(scFunc.getLoc(), scModule.getArgument(i))
              .getResult();
      funcBody.getArgument(0).replaceAllUsesWith(inputRead);
      funcBody.eraseArgument(0);
    }

    // Erase the HW module.
    rewriter.eraseOp(module);

    return success();
  }
};

/// Convert output operations to alias operations connecting the result SSA
/// values to the output block arguments.
struct ConvertOutput : public OpConversionPattern<OutputOp> {
  using OpConversionPattern::OpConversionPattern;

  LogicalResult
  matchAndRewrite(OutputOp outputOp, OpAdaptor adaptor,
                  ConversionPatternRewriter &rewriter) const override {

    if (auto scModule = outputOp->getParentOfType<SCModuleOp>()) {
      for (auto args :
           llvm::zip(scModule.getOutputPorts(), outputOp.getOperands())) {
        rewriter.create<SignalWriteOp>(outputOp->getLoc(), std::get<0>(args),
                                       std::get<1>(args));
      }

      // Erase the HW OutputOp.
      rewriter.eraseOp(outputOp);
      return success();
    }

    return failure();
  }
};

} // namespace

//===----------------------------------------------------------------------===//
// Conversion Infrastructure
//===----------------------------------------------------------------------===//

static void populateLegality(ConversionTarget &target) {
  target.addIllegalDialect<HWDialect>();
  target.addLegalDialect<mlir::BuiltinDialect>();
  target.addLegalOp<ModuleOp>();
  target.markOpRecursivelyLegal<ModuleOp>([](ModuleOp module) {
    return module->hasAttr("hw.backend_choice") &&
           module->getAttr("hw.backend_choice")
                   .cast<hw::BackendChoiceAttr>()
                   .getBackend()
                   .getValue() != 0;
  });
  target.addLegalDialect<systemc::SystemCDialect>();
  target.addLegalDialect<comb::CombDialect>();
  target.addLegalDialect<emitc::EmitCDialect>();
  target.addLegalOp<hw::HWModuleExternOp>();
  target.addLegalOp<hw::ConstantOp>();
}

static void populateOpConversion(RewritePatternSet &patterns) {
  patterns.add<ConvertHWModule, ConvertOutput>(patterns.getContext());
}

//===----------------------------------------------------------------------===//
// HW to SystemC Conversion Pass
//===----------------------------------------------------------------------===//

namespace {
struct HWToSystemCPass : public ConvertHWToSystemCBase<HWToSystemCPass> {
  void runOnOperation() override;
};
} // namespace

/// Create a HW to SystemC dialects conversion pass.
std::unique_ptr<OperationPass<ModuleOp>> circt::createConvertHWToSystemCPass() {
  return std::make_unique<HWToSystemCPass>();
}

/// This is the main entrypoint for the HW to SystemC conversion pass.
void HWToSystemCPass::runOnOperation() {
  MLIRContext &context = getContext();
  ModuleOp module = getOperation();

  // Create the include operation here to have exactly one 'systemc' include at
  // the top instead of one per module.
  if (module->hasAttr("hw.backend_choice") &&
      module->getAttr("hw.backend_choice")
              .cast<hw::BackendChoiceAttr>()
              .getBackend()
              .getValue() == 0) {
    OpBuilder builder(module.getRegion());
    builder.create<emitc::IncludeOp>(module->getLoc(), "systemc", true);
  }

  ConversionTarget target(context);
  TypeConverter typeConverter;
  RewritePatternSet patterns(&context);
  populateLegality(target);
  populateOpConversion(patterns);

  if (failed(applyFullConversion(module, target, std::move(patterns))))
    signalPassFailure();
}
