DECL|CH0_EEP|macro|CH0_EEP
DECL|CH0_TEP|macro|CH0_TEP
DECL|CH10_EEP|macro|CH10_EEP
DECL|CH10_TEP|macro|CH10_TEP
DECL|CH11_EEP|macro|CH11_EEP
DECL|CH11_TEP|macro|CH11_TEP
DECL|CH12_EEP|macro|CH12_EEP
DECL|CH12_TEP|macro|CH12_TEP
DECL|CH13_EEP|macro|CH13_EEP
DECL|CH13_TEP|macro|CH13_TEP
DECL|CH14_EEP|macro|CH14_EEP
DECL|CH14_TEP|macro|CH14_TEP
DECL|CH15_EEP|macro|CH15_EEP
DECL|CH15_TEP|macro|CH15_TEP
DECL|CH1_EEP|macro|CH1_EEP
DECL|CH1_TEP|macro|CH1_TEP
DECL|CH2_EEP|macro|CH2_EEP
DECL|CH2_TEP|macro|CH2_TEP
DECL|CH3_EEP|macro|CH3_EEP
DECL|CH3_TEP|macro|CH3_TEP
DECL|CH4_EEP|macro|CH4_EEP
DECL|CH4_TEP|macro|CH4_TEP
DECL|CH5_EEP|macro|CH5_EEP
DECL|CH5_TEP|macro|CH5_TEP
DECL|CH6_EEP|macro|CH6_EEP
DECL|CH6_TEP|macro|CH6_TEP
DECL|CH7_EEP|macro|CH7_EEP
DECL|CH7_TEP|macro|CH7_TEP
DECL|CH8_EEP|macro|CH8_EEP
DECL|CH8_TEP|macro|CH8_TEP
DECL|CH9_EEP|macro|CH9_EEP
DECL|CH9_TEP|macro|CH9_TEP
DECL|CHG0|macro|CHG0
DECL|CHG1|macro|CHG1
DECL|CHG2|macro|CHG2
DECL|CHG3|macro|CHG3
DECL|DEVICEADDR0|macro|DEVICEADDR0
DECL|DEVICEADDR1|macro|DEVICEADDR1
DECL|DEVICEID0|macro|DEVICEID0
DECL|DEVICEID1|macro|DEVICEID1
DECL|ER0|macro|ER0
DECL|ER1|macro|ER1
DECL|ER2|macro|ER2
DECL|ER3|macro|ER3
DECL|ERASEPROTECTEDPAGE|macro|ERASEPROTECTEDPAGE
DECL|IR0|macro|IR0
DECL|IR1|macro|IR1
DECL|IR2|macro|IR2
DECL|IR3|macro|IR3
DECL|LPCOMP_COMP_IRQHandler|macro|LPCOMP_COMP_IRQHandler
DECL|LPCOMP_COMP_IRQn|macro|LPCOMP_COMP_IRQn
DECL|LPCOMP_RESULT_RESULT_Bellow|macro|LPCOMP_RESULT_RESULT_Bellow
DECL|MPU_PERR0_LPCOMP_COMP_InRegion0|macro|MPU_PERR0_LPCOMP_COMP_InRegion0
DECL|MPU_PERR0_LPCOMP_COMP_InRegion1|macro|MPU_PERR0_LPCOMP_COMP_InRegion1
DECL|MPU_PERR0_LPCOMP_COMP_Msk|macro|MPU_PERR0_LPCOMP_COMP_Msk
DECL|MPU_PERR0_LPCOMP_COMP_Pos|macro|MPU_PERR0_LPCOMP_COMP_Pos
DECL|NRF51_DEPRECATED_H|macro|NRF51_DEPRECATED_H
DECL|POWER_RAMON_OFFRAM2_Msk|macro|POWER_RAMON_OFFRAM2_Msk
DECL|POWER_RAMON_OFFRAM2_Pos|macro|POWER_RAMON_OFFRAM2_Pos
DECL|POWER_RAMON_OFFRAM2_RAM2Off|macro|POWER_RAMON_OFFRAM2_RAM2Off
DECL|POWER_RAMON_OFFRAM2_RAM2On|macro|POWER_RAMON_OFFRAM2_RAM2On
DECL|POWER_RAMON_OFFRAM3_Msk|macro|POWER_RAMON_OFFRAM3_Msk
DECL|POWER_RAMON_OFFRAM3_Pos|macro|POWER_RAMON_OFFRAM3_Pos
DECL|POWER_RAMON_OFFRAM3_RAM3Off|macro|POWER_RAMON_OFFRAM3_RAM3Off
DECL|POWER_RAMON_OFFRAM3_RAM3On|macro|POWER_RAMON_OFFRAM3_RAM3On
DECL|POWER_RAMON_ONRAM2_Msk|macro|POWER_RAMON_ONRAM2_Msk
DECL|POWER_RAMON_ONRAM2_Pos|macro|POWER_RAMON_ONRAM2_Pos
DECL|POWER_RAMON_ONRAM2_RAM2Off|macro|POWER_RAMON_ONRAM2_RAM2Off
DECL|POWER_RAMON_ONRAM2_RAM2On|macro|POWER_RAMON_ONRAM2_RAM2On
DECL|POWER_RAMON_ONRAM3_Msk|macro|POWER_RAMON_ONRAM3_Msk
DECL|POWER_RAMON_ONRAM3_Pos|macro|POWER_RAMON_ONRAM3_Pos
DECL|POWER_RAMON_ONRAM3_RAM3Off|macro|POWER_RAMON_ONRAM3_RAM3Off
DECL|POWER_RAMON_ONRAM3_RAM3On|macro|POWER_RAMON_ONRAM3_RAM3On
DECL|PPI_CHG0_CH0_Excluded|macro|PPI_CHG0_CH0_Excluded
DECL|PPI_CHG0_CH0_Included|macro|PPI_CHG0_CH0_Included
DECL|PPI_CHG0_CH0_Msk|macro|PPI_CHG0_CH0_Msk
DECL|PPI_CHG0_CH0_Pos|macro|PPI_CHG0_CH0_Pos
DECL|PPI_CHG0_CH10_Excluded|macro|PPI_CHG0_CH10_Excluded
DECL|PPI_CHG0_CH10_Included|macro|PPI_CHG0_CH10_Included
DECL|PPI_CHG0_CH10_Msk|macro|PPI_CHG0_CH10_Msk
DECL|PPI_CHG0_CH10_Pos|macro|PPI_CHG0_CH10_Pos
DECL|PPI_CHG0_CH11_Excluded|macro|PPI_CHG0_CH11_Excluded
DECL|PPI_CHG0_CH11_Included|macro|PPI_CHG0_CH11_Included
DECL|PPI_CHG0_CH11_Msk|macro|PPI_CHG0_CH11_Msk
DECL|PPI_CHG0_CH11_Pos|macro|PPI_CHG0_CH11_Pos
DECL|PPI_CHG0_CH12_Excluded|macro|PPI_CHG0_CH12_Excluded
DECL|PPI_CHG0_CH12_Included|macro|PPI_CHG0_CH12_Included
DECL|PPI_CHG0_CH12_Msk|macro|PPI_CHG0_CH12_Msk
DECL|PPI_CHG0_CH12_Pos|macro|PPI_CHG0_CH12_Pos
DECL|PPI_CHG0_CH13_Excluded|macro|PPI_CHG0_CH13_Excluded
DECL|PPI_CHG0_CH13_Included|macro|PPI_CHG0_CH13_Included
DECL|PPI_CHG0_CH13_Msk|macro|PPI_CHG0_CH13_Msk
DECL|PPI_CHG0_CH13_Pos|macro|PPI_CHG0_CH13_Pos
DECL|PPI_CHG0_CH14_Excluded|macro|PPI_CHG0_CH14_Excluded
DECL|PPI_CHG0_CH14_Included|macro|PPI_CHG0_CH14_Included
DECL|PPI_CHG0_CH14_Msk|macro|PPI_CHG0_CH14_Msk
DECL|PPI_CHG0_CH14_Pos|macro|PPI_CHG0_CH14_Pos
DECL|PPI_CHG0_CH15_Excluded|macro|PPI_CHG0_CH15_Excluded
DECL|PPI_CHG0_CH15_Included|macro|PPI_CHG0_CH15_Included
DECL|PPI_CHG0_CH15_Msk|macro|PPI_CHG0_CH15_Msk
DECL|PPI_CHG0_CH15_Pos|macro|PPI_CHG0_CH15_Pos
DECL|PPI_CHG0_CH1_Excluded|macro|PPI_CHG0_CH1_Excluded
DECL|PPI_CHG0_CH1_Included|macro|PPI_CHG0_CH1_Included
DECL|PPI_CHG0_CH1_Msk|macro|PPI_CHG0_CH1_Msk
DECL|PPI_CHG0_CH1_Pos|macro|PPI_CHG0_CH1_Pos
DECL|PPI_CHG0_CH2_Excluded|macro|PPI_CHG0_CH2_Excluded
DECL|PPI_CHG0_CH2_Included|macro|PPI_CHG0_CH2_Included
DECL|PPI_CHG0_CH2_Msk|macro|PPI_CHG0_CH2_Msk
DECL|PPI_CHG0_CH2_Pos|macro|PPI_CHG0_CH2_Pos
DECL|PPI_CHG0_CH3_Excluded|macro|PPI_CHG0_CH3_Excluded
DECL|PPI_CHG0_CH3_Included|macro|PPI_CHG0_CH3_Included
DECL|PPI_CHG0_CH3_Msk|macro|PPI_CHG0_CH3_Msk
DECL|PPI_CHG0_CH3_Pos|macro|PPI_CHG0_CH3_Pos
DECL|PPI_CHG0_CH4_Excluded|macro|PPI_CHG0_CH4_Excluded
DECL|PPI_CHG0_CH4_Included|macro|PPI_CHG0_CH4_Included
DECL|PPI_CHG0_CH4_Msk|macro|PPI_CHG0_CH4_Msk
DECL|PPI_CHG0_CH4_Pos|macro|PPI_CHG0_CH4_Pos
DECL|PPI_CHG0_CH5_Excluded|macro|PPI_CHG0_CH5_Excluded
DECL|PPI_CHG0_CH5_Included|macro|PPI_CHG0_CH5_Included
DECL|PPI_CHG0_CH5_Msk|macro|PPI_CHG0_CH5_Msk
DECL|PPI_CHG0_CH5_Pos|macro|PPI_CHG0_CH5_Pos
DECL|PPI_CHG0_CH6_Excluded|macro|PPI_CHG0_CH6_Excluded
DECL|PPI_CHG0_CH6_Included|macro|PPI_CHG0_CH6_Included
DECL|PPI_CHG0_CH6_Msk|macro|PPI_CHG0_CH6_Msk
DECL|PPI_CHG0_CH6_Pos|macro|PPI_CHG0_CH6_Pos
DECL|PPI_CHG0_CH7_Excluded|macro|PPI_CHG0_CH7_Excluded
DECL|PPI_CHG0_CH7_Included|macro|PPI_CHG0_CH7_Included
DECL|PPI_CHG0_CH7_Msk|macro|PPI_CHG0_CH7_Msk
DECL|PPI_CHG0_CH7_Pos|macro|PPI_CHG0_CH7_Pos
DECL|PPI_CHG0_CH8_Excluded|macro|PPI_CHG0_CH8_Excluded
DECL|PPI_CHG0_CH8_Included|macro|PPI_CHG0_CH8_Included
DECL|PPI_CHG0_CH8_Msk|macro|PPI_CHG0_CH8_Msk
DECL|PPI_CHG0_CH8_Pos|macro|PPI_CHG0_CH8_Pos
DECL|PPI_CHG0_CH9_Excluded|macro|PPI_CHG0_CH9_Excluded
DECL|PPI_CHG0_CH9_Included|macro|PPI_CHG0_CH9_Included
DECL|PPI_CHG0_CH9_Msk|macro|PPI_CHG0_CH9_Msk
DECL|PPI_CHG0_CH9_Pos|macro|PPI_CHG0_CH9_Pos
DECL|PPI_CHG1_CH0_Excluded|macro|PPI_CHG1_CH0_Excluded
DECL|PPI_CHG1_CH0_Included|macro|PPI_CHG1_CH0_Included
DECL|PPI_CHG1_CH0_Msk|macro|PPI_CHG1_CH0_Msk
DECL|PPI_CHG1_CH0_Pos|macro|PPI_CHG1_CH0_Pos
DECL|PPI_CHG1_CH10_Excluded|macro|PPI_CHG1_CH10_Excluded
DECL|PPI_CHG1_CH10_Included|macro|PPI_CHG1_CH10_Included
DECL|PPI_CHG1_CH10_Msk|macro|PPI_CHG1_CH10_Msk
DECL|PPI_CHG1_CH10_Pos|macro|PPI_CHG1_CH10_Pos
DECL|PPI_CHG1_CH11_Excluded|macro|PPI_CHG1_CH11_Excluded
DECL|PPI_CHG1_CH11_Included|macro|PPI_CHG1_CH11_Included
DECL|PPI_CHG1_CH11_Msk|macro|PPI_CHG1_CH11_Msk
DECL|PPI_CHG1_CH11_Pos|macro|PPI_CHG1_CH11_Pos
DECL|PPI_CHG1_CH12_Excluded|macro|PPI_CHG1_CH12_Excluded
DECL|PPI_CHG1_CH12_Included|macro|PPI_CHG1_CH12_Included
DECL|PPI_CHG1_CH12_Msk|macro|PPI_CHG1_CH12_Msk
DECL|PPI_CHG1_CH12_Pos|macro|PPI_CHG1_CH12_Pos
DECL|PPI_CHG1_CH13_Excluded|macro|PPI_CHG1_CH13_Excluded
DECL|PPI_CHG1_CH13_Included|macro|PPI_CHG1_CH13_Included
DECL|PPI_CHG1_CH13_Msk|macro|PPI_CHG1_CH13_Msk
DECL|PPI_CHG1_CH13_Pos|macro|PPI_CHG1_CH13_Pos
DECL|PPI_CHG1_CH14_Excluded|macro|PPI_CHG1_CH14_Excluded
DECL|PPI_CHG1_CH14_Included|macro|PPI_CHG1_CH14_Included
DECL|PPI_CHG1_CH14_Msk|macro|PPI_CHG1_CH14_Msk
DECL|PPI_CHG1_CH14_Pos|macro|PPI_CHG1_CH14_Pos
DECL|PPI_CHG1_CH15_Excluded|macro|PPI_CHG1_CH15_Excluded
DECL|PPI_CHG1_CH15_Included|macro|PPI_CHG1_CH15_Included
DECL|PPI_CHG1_CH15_Msk|macro|PPI_CHG1_CH15_Msk
DECL|PPI_CHG1_CH15_Pos|macro|PPI_CHG1_CH15_Pos
DECL|PPI_CHG1_CH1_Excluded|macro|PPI_CHG1_CH1_Excluded
DECL|PPI_CHG1_CH1_Included|macro|PPI_CHG1_CH1_Included
DECL|PPI_CHG1_CH1_Msk|macro|PPI_CHG1_CH1_Msk
DECL|PPI_CHG1_CH1_Pos|macro|PPI_CHG1_CH1_Pos
DECL|PPI_CHG1_CH2_Excluded|macro|PPI_CHG1_CH2_Excluded
DECL|PPI_CHG1_CH2_Included|macro|PPI_CHG1_CH2_Included
DECL|PPI_CHG1_CH2_Msk|macro|PPI_CHG1_CH2_Msk
DECL|PPI_CHG1_CH2_Pos|macro|PPI_CHG1_CH2_Pos
DECL|PPI_CHG1_CH3_Excluded|macro|PPI_CHG1_CH3_Excluded
DECL|PPI_CHG1_CH3_Included|macro|PPI_CHG1_CH3_Included
DECL|PPI_CHG1_CH3_Msk|macro|PPI_CHG1_CH3_Msk
DECL|PPI_CHG1_CH3_Pos|macro|PPI_CHG1_CH3_Pos
DECL|PPI_CHG1_CH4_Excluded|macro|PPI_CHG1_CH4_Excluded
DECL|PPI_CHG1_CH4_Included|macro|PPI_CHG1_CH4_Included
DECL|PPI_CHG1_CH4_Msk|macro|PPI_CHG1_CH4_Msk
DECL|PPI_CHG1_CH4_Pos|macro|PPI_CHG1_CH4_Pos
DECL|PPI_CHG1_CH5_Excluded|macro|PPI_CHG1_CH5_Excluded
DECL|PPI_CHG1_CH5_Included|macro|PPI_CHG1_CH5_Included
DECL|PPI_CHG1_CH5_Msk|macro|PPI_CHG1_CH5_Msk
DECL|PPI_CHG1_CH5_Pos|macro|PPI_CHG1_CH5_Pos
DECL|PPI_CHG1_CH6_Excluded|macro|PPI_CHG1_CH6_Excluded
DECL|PPI_CHG1_CH6_Included|macro|PPI_CHG1_CH6_Included
DECL|PPI_CHG1_CH6_Msk|macro|PPI_CHG1_CH6_Msk
DECL|PPI_CHG1_CH6_Pos|macro|PPI_CHG1_CH6_Pos
DECL|PPI_CHG1_CH7_Excluded|macro|PPI_CHG1_CH7_Excluded
DECL|PPI_CHG1_CH7_Included|macro|PPI_CHG1_CH7_Included
DECL|PPI_CHG1_CH7_Msk|macro|PPI_CHG1_CH7_Msk
DECL|PPI_CHG1_CH7_Pos|macro|PPI_CHG1_CH7_Pos
DECL|PPI_CHG1_CH8_Excluded|macro|PPI_CHG1_CH8_Excluded
DECL|PPI_CHG1_CH8_Included|macro|PPI_CHG1_CH8_Included
DECL|PPI_CHG1_CH8_Msk|macro|PPI_CHG1_CH8_Msk
DECL|PPI_CHG1_CH8_Pos|macro|PPI_CHG1_CH8_Pos
DECL|PPI_CHG1_CH9_Excluded|macro|PPI_CHG1_CH9_Excluded
DECL|PPI_CHG1_CH9_Included|macro|PPI_CHG1_CH9_Included
DECL|PPI_CHG1_CH9_Msk|macro|PPI_CHG1_CH9_Msk
DECL|PPI_CHG1_CH9_Pos|macro|PPI_CHG1_CH9_Pos
DECL|PPI_CHG2_CH0_Excluded|macro|PPI_CHG2_CH0_Excluded
DECL|PPI_CHG2_CH0_Included|macro|PPI_CHG2_CH0_Included
DECL|PPI_CHG2_CH0_Msk|macro|PPI_CHG2_CH0_Msk
DECL|PPI_CHG2_CH0_Pos|macro|PPI_CHG2_CH0_Pos
DECL|PPI_CHG2_CH10_Excluded|macro|PPI_CHG2_CH10_Excluded
DECL|PPI_CHG2_CH10_Included|macro|PPI_CHG2_CH10_Included
DECL|PPI_CHG2_CH10_Msk|macro|PPI_CHG2_CH10_Msk
DECL|PPI_CHG2_CH10_Pos|macro|PPI_CHG2_CH10_Pos
DECL|PPI_CHG2_CH11_Excluded|macro|PPI_CHG2_CH11_Excluded
DECL|PPI_CHG2_CH11_Included|macro|PPI_CHG2_CH11_Included
DECL|PPI_CHG2_CH11_Msk|macro|PPI_CHG2_CH11_Msk
DECL|PPI_CHG2_CH11_Pos|macro|PPI_CHG2_CH11_Pos
DECL|PPI_CHG2_CH12_Excluded|macro|PPI_CHG2_CH12_Excluded
DECL|PPI_CHG2_CH12_Included|macro|PPI_CHG2_CH12_Included
DECL|PPI_CHG2_CH12_Msk|macro|PPI_CHG2_CH12_Msk
DECL|PPI_CHG2_CH12_Pos|macro|PPI_CHG2_CH12_Pos
DECL|PPI_CHG2_CH13_Excluded|macro|PPI_CHG2_CH13_Excluded
DECL|PPI_CHG2_CH13_Included|macro|PPI_CHG2_CH13_Included
DECL|PPI_CHG2_CH13_Msk|macro|PPI_CHG2_CH13_Msk
DECL|PPI_CHG2_CH13_Pos|macro|PPI_CHG2_CH13_Pos
DECL|PPI_CHG2_CH14_Excluded|macro|PPI_CHG2_CH14_Excluded
DECL|PPI_CHG2_CH14_Included|macro|PPI_CHG2_CH14_Included
DECL|PPI_CHG2_CH14_Msk|macro|PPI_CHG2_CH14_Msk
DECL|PPI_CHG2_CH14_Pos|macro|PPI_CHG2_CH14_Pos
DECL|PPI_CHG2_CH15_Excluded|macro|PPI_CHG2_CH15_Excluded
DECL|PPI_CHG2_CH15_Included|macro|PPI_CHG2_CH15_Included
DECL|PPI_CHG2_CH15_Msk|macro|PPI_CHG2_CH15_Msk
DECL|PPI_CHG2_CH15_Pos|macro|PPI_CHG2_CH15_Pos
DECL|PPI_CHG2_CH1_Excluded|macro|PPI_CHG2_CH1_Excluded
DECL|PPI_CHG2_CH1_Included|macro|PPI_CHG2_CH1_Included
DECL|PPI_CHG2_CH1_Msk|macro|PPI_CHG2_CH1_Msk
DECL|PPI_CHG2_CH1_Pos|macro|PPI_CHG2_CH1_Pos
DECL|PPI_CHG2_CH2_Excluded|macro|PPI_CHG2_CH2_Excluded
DECL|PPI_CHG2_CH2_Included|macro|PPI_CHG2_CH2_Included
DECL|PPI_CHG2_CH2_Msk|macro|PPI_CHG2_CH2_Msk
DECL|PPI_CHG2_CH2_Pos|macro|PPI_CHG2_CH2_Pos
DECL|PPI_CHG2_CH3_Excluded|macro|PPI_CHG2_CH3_Excluded
DECL|PPI_CHG2_CH3_Included|macro|PPI_CHG2_CH3_Included
DECL|PPI_CHG2_CH3_Msk|macro|PPI_CHG2_CH3_Msk
DECL|PPI_CHG2_CH3_Pos|macro|PPI_CHG2_CH3_Pos
DECL|PPI_CHG2_CH4_Excluded|macro|PPI_CHG2_CH4_Excluded
DECL|PPI_CHG2_CH4_Included|macro|PPI_CHG2_CH4_Included
DECL|PPI_CHG2_CH4_Msk|macro|PPI_CHG2_CH4_Msk
DECL|PPI_CHG2_CH4_Pos|macro|PPI_CHG2_CH4_Pos
DECL|PPI_CHG2_CH5_Excluded|macro|PPI_CHG2_CH5_Excluded
DECL|PPI_CHG2_CH5_Included|macro|PPI_CHG2_CH5_Included
DECL|PPI_CHG2_CH5_Msk|macro|PPI_CHG2_CH5_Msk
DECL|PPI_CHG2_CH5_Pos|macro|PPI_CHG2_CH5_Pos
DECL|PPI_CHG2_CH6_Excluded|macro|PPI_CHG2_CH6_Excluded
DECL|PPI_CHG2_CH6_Included|macro|PPI_CHG2_CH6_Included
DECL|PPI_CHG2_CH6_Msk|macro|PPI_CHG2_CH6_Msk
DECL|PPI_CHG2_CH6_Pos|macro|PPI_CHG2_CH6_Pos
DECL|PPI_CHG2_CH7_Excluded|macro|PPI_CHG2_CH7_Excluded
DECL|PPI_CHG2_CH7_Included|macro|PPI_CHG2_CH7_Included
DECL|PPI_CHG2_CH7_Msk|macro|PPI_CHG2_CH7_Msk
DECL|PPI_CHG2_CH7_Pos|macro|PPI_CHG2_CH7_Pos
DECL|PPI_CHG2_CH8_Excluded|macro|PPI_CHG2_CH8_Excluded
DECL|PPI_CHG2_CH8_Included|macro|PPI_CHG2_CH8_Included
DECL|PPI_CHG2_CH8_Msk|macro|PPI_CHG2_CH8_Msk
DECL|PPI_CHG2_CH8_Pos|macro|PPI_CHG2_CH8_Pos
DECL|PPI_CHG2_CH9_Excluded|macro|PPI_CHG2_CH9_Excluded
DECL|PPI_CHG2_CH9_Included|macro|PPI_CHG2_CH9_Included
DECL|PPI_CHG2_CH9_Msk|macro|PPI_CHG2_CH9_Msk
DECL|PPI_CHG2_CH9_Pos|macro|PPI_CHG2_CH9_Pos
DECL|PPI_CHG3_CH0_Excluded|macro|PPI_CHG3_CH0_Excluded
DECL|PPI_CHG3_CH0_Included|macro|PPI_CHG3_CH0_Included
DECL|PPI_CHG3_CH0_Msk|macro|PPI_CHG3_CH0_Msk
DECL|PPI_CHG3_CH0_Pos|macro|PPI_CHG3_CH0_Pos
DECL|PPI_CHG3_CH10_Excluded|macro|PPI_CHG3_CH10_Excluded
DECL|PPI_CHG3_CH10_Included|macro|PPI_CHG3_CH10_Included
DECL|PPI_CHG3_CH10_Msk|macro|PPI_CHG3_CH10_Msk
DECL|PPI_CHG3_CH10_Pos|macro|PPI_CHG3_CH10_Pos
DECL|PPI_CHG3_CH11_Excluded|macro|PPI_CHG3_CH11_Excluded
DECL|PPI_CHG3_CH11_Included|macro|PPI_CHG3_CH11_Included
DECL|PPI_CHG3_CH11_Msk|macro|PPI_CHG3_CH11_Msk
DECL|PPI_CHG3_CH11_Pos|macro|PPI_CHG3_CH11_Pos
DECL|PPI_CHG3_CH12_Excluded|macro|PPI_CHG3_CH12_Excluded
DECL|PPI_CHG3_CH12_Included|macro|PPI_CHG3_CH12_Included
DECL|PPI_CHG3_CH12_Msk|macro|PPI_CHG3_CH12_Msk
DECL|PPI_CHG3_CH12_Pos|macro|PPI_CHG3_CH12_Pos
DECL|PPI_CHG3_CH13_Excluded|macro|PPI_CHG3_CH13_Excluded
DECL|PPI_CHG3_CH13_Included|macro|PPI_CHG3_CH13_Included
DECL|PPI_CHG3_CH13_Msk|macro|PPI_CHG3_CH13_Msk
DECL|PPI_CHG3_CH13_Pos|macro|PPI_CHG3_CH13_Pos
DECL|PPI_CHG3_CH14_Excluded|macro|PPI_CHG3_CH14_Excluded
DECL|PPI_CHG3_CH14_Included|macro|PPI_CHG3_CH14_Included
DECL|PPI_CHG3_CH14_Msk|macro|PPI_CHG3_CH14_Msk
DECL|PPI_CHG3_CH14_Pos|macro|PPI_CHG3_CH14_Pos
DECL|PPI_CHG3_CH15_Excluded|macro|PPI_CHG3_CH15_Excluded
DECL|PPI_CHG3_CH15_Included|macro|PPI_CHG3_CH15_Included
DECL|PPI_CHG3_CH15_Msk|macro|PPI_CHG3_CH15_Msk
DECL|PPI_CHG3_CH15_Pos|macro|PPI_CHG3_CH15_Pos
DECL|PPI_CHG3_CH1_Excluded|macro|PPI_CHG3_CH1_Excluded
DECL|PPI_CHG3_CH1_Included|macro|PPI_CHG3_CH1_Included
DECL|PPI_CHG3_CH1_Msk|macro|PPI_CHG3_CH1_Msk
DECL|PPI_CHG3_CH1_Pos|macro|PPI_CHG3_CH1_Pos
DECL|PPI_CHG3_CH2_Excluded|macro|PPI_CHG3_CH2_Excluded
DECL|PPI_CHG3_CH2_Included|macro|PPI_CHG3_CH2_Included
DECL|PPI_CHG3_CH2_Msk|macro|PPI_CHG3_CH2_Msk
DECL|PPI_CHG3_CH2_Pos|macro|PPI_CHG3_CH2_Pos
DECL|PPI_CHG3_CH3_Excluded|macro|PPI_CHG3_CH3_Excluded
DECL|PPI_CHG3_CH3_Included|macro|PPI_CHG3_CH3_Included
DECL|PPI_CHG3_CH3_Msk|macro|PPI_CHG3_CH3_Msk
DECL|PPI_CHG3_CH3_Pos|macro|PPI_CHG3_CH3_Pos
DECL|PPI_CHG3_CH4_Excluded|macro|PPI_CHG3_CH4_Excluded
DECL|PPI_CHG3_CH4_Included|macro|PPI_CHG3_CH4_Included
DECL|PPI_CHG3_CH4_Msk|macro|PPI_CHG3_CH4_Msk
DECL|PPI_CHG3_CH4_Pos|macro|PPI_CHG3_CH4_Pos
DECL|PPI_CHG3_CH5_Excluded|macro|PPI_CHG3_CH5_Excluded
DECL|PPI_CHG3_CH5_Included|macro|PPI_CHG3_CH5_Included
DECL|PPI_CHG3_CH5_Msk|macro|PPI_CHG3_CH5_Msk
DECL|PPI_CHG3_CH5_Pos|macro|PPI_CHG3_CH5_Pos
DECL|PPI_CHG3_CH6_Excluded|macro|PPI_CHG3_CH6_Excluded
DECL|PPI_CHG3_CH6_Included|macro|PPI_CHG3_CH6_Included
DECL|PPI_CHG3_CH6_Msk|macro|PPI_CHG3_CH6_Msk
DECL|PPI_CHG3_CH6_Pos|macro|PPI_CHG3_CH6_Pos
DECL|PPI_CHG3_CH7_Excluded|macro|PPI_CHG3_CH7_Excluded
DECL|PPI_CHG3_CH7_Included|macro|PPI_CHG3_CH7_Included
DECL|PPI_CHG3_CH7_Msk|macro|PPI_CHG3_CH7_Msk
DECL|PPI_CHG3_CH7_Pos|macro|PPI_CHG3_CH7_Pos
DECL|PPI_CHG3_CH8_Excluded|macro|PPI_CHG3_CH8_Excluded
DECL|PPI_CHG3_CH8_Included|macro|PPI_CHG3_CH8_Included
DECL|PPI_CHG3_CH8_Msk|macro|PPI_CHG3_CH8_Msk
DECL|PPI_CHG3_CH8_Pos|macro|PPI_CHG3_CH8_Pos
DECL|PPI_CHG3_CH9_Excluded|macro|PPI_CHG3_CH9_Excluded
DECL|PPI_CHG3_CH9_Included|macro|PPI_CHG3_CH9_Included
DECL|PPI_CHG3_CH9_Msk|macro|PPI_CHG3_CH9_Msk
DECL|PPI_CHG3_CH9_Pos|macro|PPI_CHG3_CH9_Pos
DECL|RADIO_CRCCNF_SKIP_ADDR_Include|macro|RADIO_CRCCNF_SKIP_ADDR_Include
DECL|RADIO_CRCCNF_SKIP_ADDR_Msk|macro|RADIO_CRCCNF_SKIP_ADDR_Msk
DECL|RADIO_CRCCNF_SKIP_ADDR_Pos|macro|RADIO_CRCCNF_SKIP_ADDR_Pos
DECL|RADIO_CRCCNF_SKIP_ADDR_Skip|macro|RADIO_CRCCNF_SKIP_ADDR_Skip
DECL|RADIO_TEST_CONST_CARRIER_Disabled|macro|RADIO_TEST_CONST_CARRIER_Disabled
DECL|RADIO_TEST_CONST_CARRIER_Enabled|macro|RADIO_TEST_CONST_CARRIER_Enabled
DECL|RADIO_TEST_CONST_CARRIER_Msk|macro|RADIO_TEST_CONST_CARRIER_Msk
DECL|RADIO_TEST_CONST_CARRIER_Pos|macro|RADIO_TEST_CONST_CARRIER_Pos
DECL|RADIO_TEST_PLL_LOCK_Disabled|macro|RADIO_TEST_PLL_LOCK_Disabled
DECL|RADIO_TEST_PLL_LOCK_Enabled|macro|RADIO_TEST_PLL_LOCK_Enabled
DECL|RADIO_TEST_PLL_LOCK_Msk|macro|RADIO_TEST_PLL_LOCK_Msk
DECL|RADIO_TEST_PLL_LOCK_Pos|macro|RADIO_TEST_PLL_LOCK_Pos
DECL|RADIO_TXPOWER_TXPOWER_Neg40dBm|macro|RADIO_TXPOWER_TXPOWER_Neg40dBm
DECL|SIZERAMBLOCK0|macro|SIZERAMBLOCK0
DECL|SIZERAMBLOCK1|macro|SIZERAMBLOCK1
DECL|SIZERAMBLOCK2|macro|SIZERAMBLOCK2
DECL|SIZERAMBLOCK3|macro|SIZERAMBLOCK3
DECL|TASKS_CHG0DIS|macro|TASKS_CHG0DIS
DECL|TASKS_CHG0EN|macro|TASKS_CHG0EN
DECL|TASKS_CHG1DIS|macro|TASKS_CHG1DIS
DECL|TASKS_CHG1EN|macro|TASKS_CHG1EN
DECL|TASKS_CHG2DIS|macro|TASKS_CHG2DIS
DECL|TASKS_CHG2EN|macro|TASKS_CHG2EN
DECL|TASKS_CHG3DIS|macro|TASKS_CHG3DIS
DECL|TASKS_CHG3EN|macro|TASKS_CHG3EN
