5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd disable2.vcd -o disable2.cdd -v disable2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" disable2.v 1 36 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 3 830004 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" disable2.v 0 14 1
2 2 6 10004 1 3d 131002 0 0 1 34 2 $u1
4 2 0 0
3 1 main.$u0.$u1 "main.$u0.$u1" disable2.v 0 13 1
2 3 7 30006 1 3e 131002 0 0 1 34 2 $u2
2 4 8 a000e 1 3e 120002 0 0 1 34 2 $u4
2 5 7 3000c 1 3f 20002 0 0 1 34 2
4 5 0 0
4 4 5 5
4 3 4 4
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" disable2.v 7 7 1
2 6 7 30006 1 3b 131002 0 0 1 34 2 foo
4 6 0 0
3 1 main.$u0.$u1.$u3 "main.$u0.$u1.$u3" disable2.v 0 12 1
2 7 9 c000d 1 0 20008 0 0 32 96 10 1 0 0 0 0 0 0
2 8 9 b000d 2 2c 23100a 7 0 32 34 aa aa aa aa aa aa aa aa
2 9 9 e000e 1 4e 20002 0 0 1 34 2
2 10 10 4000e 1 40 120002 0 0 1 34 2 foo
2 11 11 8000b 1 0 20008 0 0 1 36 1
2 12 11 40004 0 1 400 0 0 a
2 13 11 4000b 1 37 a 11 12
4 13 0 0
4 10 13 13
4 9 10 10
4 8 9 0
3 1 main.$u0.$u1.$u4 "main.$u0.$u1.$u4" disable2.v 8 8 1
2 14 8 a000e 1 3d 131002 0 0 1 34 2 $u3
4 14 0 0
3 1 main.$u5 "main.$u5" disable2.v 0 23 1
3 3 main.foo "main.foo" disable2.v 25 34 1
2 15 27 20006 1 3d 131002 0 0 1 34 2 bar
1 a 26 830006 1 0 0 0 1 33 102
4 15 0 0
3 1 main.foo.bar "main.foo.bar" disable2.v 27 33 1
2 16 28 8000b 1 0 20004 0 0 1 36 0
2 17 28 40004 0 1 400 0 0 a
2 18 28 4000b 1 37 11006 16 17
2 19 29 50006 1 0 20008 0 0 32 96 55 0 0 0 0 0 0 0
2 20 29 40006 2 2c 22000a 19 0 32 34 aa aa aa aa aa aa aa aa
2 21 29 70007 1 4e 20002 0 0 1 34 2
2 22 30 8000b 1 0 20008 0 0 1 36 1
2 23 30 40004 0 1 400 0 0 a
2 24 30 4000b 1 37 a 22 23
2 25 31 50006 1 0 20008 0 0 32 96 55 0 0 0 0 0 0 0
2 26 31 40006 1 2c 220002 25 0 32 34 aa aa aa aa aa aa aa aa
2 27 31 70007 0 4e 20002 0 0 1 34 2
2 28 32 8000b 0 0 20010 0 0 1 36 0
2 29 32 40004 0 1 400 0 0 a
2 30 32 4000b 0 37 22 28 29
4 30 0 0
4 27 30 30
4 26 27 0
4 24 26 26
4 21 24 24
4 20 21 0
4 18 20 20
