Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Jul 12 10:27:48 2019
| Host         : xuzhenyu-pc running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing -file ./report/lenet5_timing_synth.rpt
| Design       : lenet5
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             36.352ns  (required time - arrival time)
  Source:                 k_reg_260_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            k_reg_260_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ap_clk rise@40.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.897ns (29.830%)  route 2.110ns (70.170%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 40.924 - 40.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=471, unset)          0.973     0.973    ap_clk
                         FDRE                                         r  k_reg_260_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  k_reg_260_reg[2]/Q
                         net (fo=6, unplaced)         0.997     2.448    k_reg_260_reg__0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.743 f  img_in_TREADY_INST_0_i_1/O
                         net (fo=6, unplaced)         0.481     3.224    img_in_TREADY_INST_0_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.348 r  k_reg_260[3]_i_1/O
                         net (fo=4, unplaced)         0.632     3.980    k_reg_260[3]_i_1_n_0
                         FDRE                                         r  k_reg_260_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    40.000    40.000 r  
                                                      0.000    40.000 r  ap_clk (IN)
                         net (fo=471, unset)          0.924    40.924    ap_clk
                         FDRE                                         r  k_reg_260_reg[0]/C
                         clock pessimism              0.000    40.924    
                         clock uncertainty           -0.035    40.889    
                         FDRE (Setup_fdre_C_R)       -0.557    40.332    k_reg_260_reg[0]
  -------------------------------------------------------------------
                         required time                         40.332    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                 36.352    




