# Alamien-Bank-Queue-Management-System-Verilog-FPGA
A Verilog-based queue management system for banks, featuring up/down counting, FSM control, 7-segment display, and waiting time calculation. Designed for FPGA using Quartus Prime. Includes simulation, synthesis, and deployment files. Ideal for real-world queue management applications.
