<!-- Compiled by morty-0.9.0 / 2025-06-24 17:12:39.398037605 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_dw_downsizer</a></h1>
<div class="docblock">
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AxiMaxReads" class="impl"><code class="in-band"><a href="#parameter.AxiMaxReads">AxiMaxReads</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiSlvPortDataWidth" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortDataWidth">AxiSlvPortDataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiMstPortDataWidth" class="impl"><code class="in-band"><a href="#parameter.AxiMstPortDataWidth">AxiMstPortDataWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiAddrWidth" class="impl"><code class="in-band"><a href="#parameter.AxiAddrWidth">AxiAddrWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band"><a href="#parameter.AxiIdWidth">AxiIdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.aw_chan_t" class="impl"><code class="in-band"><a href="#parameter.aw_chan_t">aw_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_w_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_w_chan_t">mst_w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_w_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_w_chan_t">slv_w_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.b_chan_t" class="impl"><code class="in-band"><a href="#parameter.b_chan_t">b_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.ar_chan_t" class="impl"><code class="in-band"><a href="#parameter.ar_chan_t">ar_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mst_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.mst_r_chan_t">mst_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.slv_r_chan_t" class="impl"><code class="in-band"><a href="#parameter.slv_r_chan_t">slv_r_chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_mst_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_mst_req_t">axi_mst_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_mst_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_mst_resp_t">axi_mst_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_slv_req_t" class="impl"><code class="in-band"><a href="#parameter.axi_slv_req_t">axi_slv_req_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.axi_slv_resp_t" class="impl"><code class="in-band"><a href="#parameter.axi_slv_resp_t">axi_slv_resp_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.TranIdWidth" class="impl"><code class="in-band"><a href="#parameter.TranIdWidth">TranIdWidth</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiSlvPortStrbWidth" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortStrbWidth">AxiSlvPortStrbWidth</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiMstPortStrbWidth" class="impl"><code class="in-band"><a href="#parameter.AxiMstPortStrbWidth">AxiMstPortStrbWidth</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiSlvPortMaxSize" class="impl"><code class="in-band"><a href="#parameter.AxiSlvPortMaxSize">AxiSlvPortMaxSize</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.AxiMstPortMaxSize" class="impl"><code class="in-band"><a href="#parameter.AxiMstPortMaxSize">AxiMstPortMaxSize</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.SlvPortByteMask" class="impl"><code class="in-band"><a href="#parameter.SlvPortByteMask">SlvPortByteMask</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h3 id="parameter.MstPortByteMask" class="impl"><code class="in-band"><a href="#parameter.MstPortByteMask">MstPortByteMask</a><span class="type-annotation">: </span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.slv_req_i" class="impl"><code class="in-band"><a href="#port.slv_req_i">slv_req_i</a><span class="type-annotation">: input  axi_slv_req_t</span></code></h3><div class="docblock">
</div><h3 id="port.slv_resp_o" class="impl"><code class="in-band"><a href="#port.slv_resp_o">slv_resp_o</a><span class="type-annotation">: output axi_slv_resp_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_req_o" class="impl"><code class="in-band"><a href="#port.mst_req_o">mst_req_o</a><span class="type-annotation">: output axi_mst_req_t</span></code></h3><div class="docblock">
</div><h3 id="port.mst_resp_i" class="impl"><code class="in-band"><a href="#port.mst_resp_i">mst_resp_i</a><span class="type-annotation">: input  axi_mst_resp_t</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.tran_id_t.html">tran_id_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_data_t.html">mst_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_data_t.html">slv_data_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.burst_len_t.html">burst_len_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_state_e.html">r_state_e</a></td><td></td></tr><tr><td><a class="type" href="type.r_req_t.html">r_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_req_t.html">w_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_state_e.html">w_state_e</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.mst_req" class="impl"><code class="in-band"><a href="#signal.mst_req">mst_req</a><span class="type-annotation">: axi_mst_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_resp" class="impl"><code class="in-band"><a href="#signal.mst_resp">mst_resp</a><span class="type-annotation">: axi_mst_resp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.arb_slv_ar_id" class="impl"><code class="in-band"><a href="#signal.arb_slv_ar_id">arb_slv_ar_id</a><span class="type-annotation">: id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mst_req_idx" class="impl"><code class="in-band"><a href="#signal.mst_req_idx">mst_req_idx</a><span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_err_req" class="impl"><code class="in-band"><a href="#signal.axi_err_req">axi_err_req</a><span class="type-annotation">: axi_mst_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.axi_err_resp" class="impl"><code class="in-band"><a href="#signal.axi_err_resp">axi_err_resp</a><span class="type-annotation">: axi_mst_resp_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_req_d" class="impl"><code class="in-band"><a href="#signal.w_req_d">w_req_d</a><span class="type-annotation">: w_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_req_q" class="impl"><code class="in-band"><a href="#signal.w_req_q">w_req_q</a><span class="type-annotation">: w_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.idx_ar_downsizer" class="impl"><code class="in-band"><a href="#signal.idx_ar_downsizer">idx_ar_downsizer</a><span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.idx_idle_downsizer" class="impl"><code class="in-band"><a href="#signal.idx_idle_downsizer">idx_idle_downsizer</a><span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.idx_id_clash_downsizer" class="impl"><code class="in-band"><a href="#signal.idx_id_clash_downsizer">idx_id_clash_downsizer</a><span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.idqueue_id" class="impl"><code class="in-band"><a href="#signal.idqueue_id">idqueue_id</a><span class="type-annotation">: tran_id_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_state_d" class="impl"><code class="in-band"><a href="#signal.r_state_d">r_state_d</a><span class="type-annotation">: r_state_e</span></code></h3><div class="docblock">
</div><h3 id="signal.r_state_q" class="impl"><code class="in-band"><a href="#signal.r_state_q">r_state_q</a><span class="type-annotation">: r_state_e</span></code></h3><div class="docblock">
</div><h3 id="signal.r_req_d" class="impl"><code class="in-band"><a href="#signal.r_req_d">r_req_d</a><span class="type-annotation">: r_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_req_q" class="impl"><code class="in-band"><a href="#signal.r_req_q">r_req_q</a><span class="type-annotation">: r_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.r_data" class="impl"><code class="in-band"><a href="#signal.r_data">r_data</a><span class="type-annotation">: slv_data_t</span></code></h3><div class="docblock">
</div><h3 id="signal.w_state_d" class="impl"><code class="in-band"><a href="#signal.w_state_d">w_state_d</a><span class="type-annotation">: w_state_e</span></code></h3><div class="docblock">
</div><h3 id="signal.w_state_q" class="impl"><code class="in-band"><a href="#signal.w_state_q">w_state_q</a><span class="type-annotation">: w_state_e</span></code></h3><div class="docblock">
</div><h3 id="signal.w_data" class="impl"><code class="in-band"><a href="#signal.w_data">w_data</a><span class="type-annotation">: mst_data_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
