Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Mar 15 11:37:10 2024
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  379         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (379)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2155)
5. checking no_input_delay (19)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (379)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Debouncer1/clk_800z_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: StepperDriver1/sclk_reg/Q (HIGH)

 There are 362 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2155)
---------------------------------------------------
 There are 2155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.378        0.000                      0                   77        0.262        0.000                      0                   77        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.378        0.000                      0                   77        0.262        0.000                      0                   77        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.101ns (40.736%)  route 3.057ns (59.264%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.244    SSG_DISP/CathMod/clear
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y0          FDRE (Setup_fdre_C_R)       -0.429    14.622    SSG_DISP/CathMod/clk_div_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.101ns (40.736%)  route 3.057ns (59.264%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.244    SSG_DISP/CathMod/clear
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y0          FDRE (Setup_fdre_C_R)       -0.429    14.622    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.101ns (40.736%)  route 3.057ns (59.264%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.244    SSG_DISP/CathMod/clear
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y0          FDRE (Setup_fdre_C_R)       -0.429    14.622    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.101ns (40.736%)  route 3.057ns (59.264%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.244    SSG_DISP/CathMod/clear
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y0          FDRE (Setup_fdre_C_R)       -0.429    14.622    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 2.101ns (42.009%)  route 2.900ns (57.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.658    10.088    SSG_DISP/CathMod/clear
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 2.101ns (42.009%)  route 2.900ns (57.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.658    10.088    SSG_DISP/CathMod/clear
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 2.101ns (42.009%)  route 2.900ns (57.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.658    10.088    SSG_DISP/CathMod/clear
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.001ns  (logic 2.101ns (42.009%)  route 2.900ns (57.991%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.658    10.088    SSG_DISP/CathMod/clear
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y1          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.101ns (43.316%)  route 2.749ns (56.684%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.508     9.937    SSG_DISP/CathMod/clear
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.850ns  (logic 2.101ns (43.316%)  route 2.749ns (56.684%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.565     5.086    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.828     6.370    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X32Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.044 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.044    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.158 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.158    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_8_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.272 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.272    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.585 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12/O[3]
                         net (fo=1, routed)           0.451     8.036    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_12_n_4
    SLICE_X33Y0          LUT5 (Prop_lut5_I2_O)        0.306     8.342 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.963     9.305    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X33Y3          LUT4 (Prop_lut4_I2_O)        0.124     9.429 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.508     9.937    SSG_DISP/CathMod/clear
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.445    14.786    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y2          FDRE (Setup_fdre_C_R)       -0.429    14.597    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.937    
  -------------------------------------------------------------------
                         slack                                  4.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.705    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.704    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X35Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.118     1.704    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.118     1.705    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.118     1.705    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X35Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y1          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.607%)  route 0.115ns (31.393%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.115     1.702    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X35Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.813    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y0          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 StepperDriver1/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StepperDriver1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.476    StepperDriver1/CLK_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  StepperDriver1/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  StepperDriver1/sclk_reg/Q
                         net (fo=3, routed)           0.168     1.785    StepperDriver1/sclk_reg_n_0
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.045     1.830 r  StepperDriver1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.830    StepperDriver1/sclk_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  StepperDriver1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.991    StepperDriver1/CLK_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  StepperDriver1/sclk_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091     1.567    StepperDriver1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    SSG_DISP/CathMod/clk_div_counter_reg[12]
    SLICE_X35Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_7
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y3          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.445    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  SSG_DISP/CathMod/clk_div_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.703    SSG_DISP/CathMod/clk_div_counter_reg[16]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_7
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.958    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y4          FDRE (Hold_fdre_C_D)         0.105     1.550    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.446    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  SSG_DISP/CathMod/clk_div_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.704    SSG_DISP/CathMod/clk_div_counter_reg[8]
    SLICE_X35Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_7
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.959    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X35Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y2          FDRE (Hold_fdre_C_D)         0.105     1.551    SSG_DISP/CathMod/clk_div_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y4    SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y0    SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y2    SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y3    SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2190 Endpoints
Min Delay          2190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_15/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.780ns  (logic 4.705ns (15.286%)  route 26.075ns (84.714%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.584    29.603    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.152    29.755 r  OTTER_MCU/Memory/memory_reg_bram_15_i_6/O
                         net (fo=1, routed)           1.024    30.780    OTTER_MCU/Memory/memory_reg_bram_15_i_6_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_15/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_14/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.438ns  (logic 4.677ns (15.365%)  route 25.761ns (84.635%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.584    29.603    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X53Y12         LUT4 (Prop_lut4_I2_O)        0.124    29.727 r  OTTER_MCU/Memory/memory_reg_bram_14_i_6/O
                         net (fo=1, routed)           0.711    30.438    OTTER_MCU/Memory/memory_reg_bram_14_i_6_n_0
    RAMB36_X2Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_14/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.316ns  (logic 4.677ns (15.427%)  route 25.639ns (84.573%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.668    29.688    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y12         LUT4 (Prop_lut4_I2_O)        0.124    29.812 r  OTTER_MCU/Memory/memory_reg_bram_9_i_6/O
                         net (fo=1, routed)           0.505    30.316    OTTER_MCU/Memory/memory_reg_bram_9_i_6_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_12/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.307ns  (logic 4.677ns (15.432%)  route 25.630ns (84.568%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.315    29.334    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.124    29.458 r  OTTER_MCU/Memory/memory_reg_bram_12_i_4/O
                         net (fo=1, routed)           0.849    30.307    OTTER_MCU/Memory/memory_reg_bram_12_i_4_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_12/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_15/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.253ns  (logic 4.677ns (15.460%)  route 25.576ns (84.540%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.300    29.319    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.124    29.443 r  OTTER_MCU/Memory/memory_reg_bram_15_i_4/O
                         net (fo=1, routed)           0.810    30.253    OTTER_MCU/Memory/memory_reg_bram_15_i_4_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_15/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.245ns  (logic 4.677ns (15.464%)  route 25.568ns (84.536%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.598    29.618    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y13         LUT6 (Prop_lut6_I4_O)        0.124    29.742 r  OTTER_MCU/Memory/memory_reg_bram_9_i_3/O
                         net (fo=1, routed)           0.503    30.245    OTTER_MCU/Memory/memory_reg_bram_9_i_3_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.104ns  (logic 4.677ns (15.536%)  route 25.427ns (84.464%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.472    29.491    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I4_O)        0.124    29.615 r  OTTER_MCU/Memory/memory_reg_bram_9_i_5/O
                         net (fo=1, routed)           0.489    30.104    OTTER_MCU/Memory/memory_reg_bram_9_i_5_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.978ns  (logic 4.677ns (15.601%)  route 25.301ns (84.399%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.474    29.493    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I4_O)        0.124    29.617 r  OTTER_MCU/Memory/memory_reg_bram_9_i_4/O
                         net (fo=1, routed)           0.361    29.978    OTTER_MCU/Memory/memory_reg_bram_9_i_4_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_13/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.967ns  (logic 4.677ns (15.607%)  route 25.290ns (84.393%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.485    29.504    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I4_O)        0.124    29.628 r  OTTER_MCU/Memory/memory_reg_bram_13_i_5/O
                         net (fo=1, routed)           0.339    29.967    OTTER_MCU/Memory/memory_reg_bram_13_i_5_n_0
    RAMB36_X2Y1          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_13/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_12/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.948ns  (logic 4.677ns (15.617%)  route 25.271ns (84.383%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_12/CLKBWRCLK
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_12/DOBDO[13]
                         net (fo=1, routed)           2.346     4.800    OTTER_MCU/Memory/memory_reg_bram_12_n_54
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.924 r  OTTER_MCU/Memory/memory_reg_bram_0_i_219/O
                         net (fo=1, routed)           0.000     4.924    OTTER_MCU/Memory/memory_reg_bram_0_i_219_n_0
    SLICE_X49Y31         MUXF7 (Prop_muxf7_I1_O)      0.217     5.141 r  OTTER_MCU/Memory/memory_reg_bram_0_i_169/O
                         net (fo=1, routed)           0.000     5.141    OTTER_MCU/Memory/memory_reg_bram_0_i_169_n_0
    SLICE_X49Y31         MUXF8 (Prop_muxf8_I1_O)      0.094     5.235 r  OTTER_MCU/Memory/memory_reg_bram_0_i_93/O
                         net (fo=78, routed)          4.566     9.801    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I1_O)        0.316    10.117 r  OTTER_MCU/Memory/i__carry__0_i_11/O
                         net (fo=109, routed)         2.952    13.069    OTTER_MCU/Memory/i__carry__0_i_11_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.124    13.193 r  OTTER_MCU/Memory/result0_carry_i_13/O
                         net (fo=131, routed)         5.668    18.861    OTTER_MCU/Memory/result0_carry_i_13_n_0
    SLICE_X59Y14         LUT5 (Prop_lut5_I1_O)        0.124    18.985 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_12/O
                         net (fo=5, routed)           0.878    19.863    OTTER_MCU/Memory/CSR_mstatus[24]_i_12_n_0
    SLICE_X59Y14         LUT3 (Prop_lut3_I0_O)        0.124    19.987 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_8/O
                         net (fo=3, routed)           0.841    20.828    OTTER_MCU/Memory/CSR_mstatus[24]_i_8_n_0
    SLICE_X56Y16         LUT2 (Prop_lut2_I0_O)        0.150    20.978 r  OTTER_MCU/Memory/CSR_mstatus[24]_i_4/O
                         net (fo=1, routed)           0.815    21.793    OTTER_MCU/Memory/CSR_mstatus[24]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.348    22.141 f  OTTER_MCU/Memory/CSR_mstatus[24]_i_1/O
                         net (fo=6, routed)           1.765    23.906    OTTER_MCU/Memory/IOBUS_addr[24]
    SLICE_X46Y16         LUT3 (Prop_lut3_I1_O)        0.150    24.056 f  OTTER_MCU/Memory/memory_reg_bram_0_i_173/O
                         net (fo=2, routed)           0.635    24.691    OTTER_MCU/Memory/memory_reg_bram_0_i_173_n_0
    SLICE_X47Y16         LUT6 (Prop_lut6_I2_O)        0.328    25.019 f  OTTER_MCU/Memory/memory_reg_bram_0_i_108/O
                         net (fo=96, routed)          4.036    29.055    OTTER_MCU/Memory/memory_reg_bram_0_i_108_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I4_O)        0.124    29.179 r  OTTER_MCU/Memory/memory_reg_bram_12_i_3/O
                         net (fo=1, routed)           0.769    29.948    OTTER_MCU/Memory/memory_reg_bram_12_i_3_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_12/WEA[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[24]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[24]/Q
                         net (fo=2, routed)           0.066     0.207    OTTER_MCU/Memory/PC_count_reg[31]_3[24]
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  OTTER_MCU/Memory/PC_count[24]_i_1/O
                         net (fo=1, routed)           0.000     0.252    OTTER_MCU/PC/PC_count_reg[31]_0[24]
    SLICE_X42Y17         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[28]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[28]/Q
                         net (fo=2, routed)           0.061     0.225    OTTER_MCU/Memory/PC_count_reg[31]_3[28]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.270 r  OTTER_MCU/Memory/PC_count[28]_i_1/O
                         net (fo=1, routed)           0.000     0.270    OTTER_MCU/PC/PC_count_reg[31]_0[28]
    SLICE_X43Y19         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[6]/C
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[6]/Q
                         net (fo=2, routed)           0.061     0.225    OTTER_MCU/Memory/PC_count_reg[31]_3[6]
    SLICE_X31Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.270 r  OTTER_MCU/Memory/PC_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.270    OTTER_MCU/PC/PC_count_reg[31]_0[6]
    SLICE_X31Y9          FDRE                                         r  OTTER_MCU/PC/PC_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[18]/C
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[18]/Q
                         net (fo=2, routed)           0.099     0.240    OTTER_MCU/Memory/PC_count_reg[31]_3[18]
    SLICE_X42Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.285 r  OTTER_MCU/Memory/PC_count[18]_i_1/O
                         net (fo=1, routed)           0.000     0.285    OTTER_MCU/PC/PC_count_reg[31]_0[18]
    SLICE_X42Y17         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[21]/C
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[21]/Q
                         net (fo=2, routed)           0.099     0.240    OTTER_MCU/Memory/PC_count_reg[31]_3[21]
    SLICE_X42Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.285 r  OTTER_MCU/Memory/PC_count[21]_i_1/O
                         net (fo=1, routed)           0.000     0.285    OTTER_MCU/PC/PC_count_reg[31]_0[21]
    SLICE_X42Y16         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.907%)  route 0.105ns (36.093%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[8]/C
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[8]/Q
                         net (fo=2, routed)           0.105     0.246    OTTER_MCU/Memory/PC_count_reg[31]_3[8]
    SLICE_X33Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  OTTER_MCU/Memory/PC_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.291    OTTER_MCU/PC/PC_count_reg[31]_0[8]
    SLICE_X33Y10         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.793%)  route 0.110ns (37.207%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[20]/C
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CSR/CSR_mtvec_reg[20]/Q
                         net (fo=2, routed)           0.110     0.251    OTTER_MCU/Memory/PC_count_reg[31]_3[20]
    SLICE_X38Y16         LUT5 (Prop_lut5_I4_O)        0.045     0.296 r  OTTER_MCU/Memory/PC_count[20]_i_1/O
                         net (fo=1, routed)           0.000     0.296    OTTER_MCU/PC/PC_count_reg[31]_0[20]
    SLICE_X38Y16         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[19]/C
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[19]/Q
                         net (fo=2, routed)           0.093     0.257    OTTER_MCU/Memory/PC_count_reg[31]_3[19]
    SLICE_X43Y19         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  OTTER_MCU/Memory/PC_count[19]_i_1/O
                         net (fo=1, routed)           0.000     0.302    OTTER_MCU/PC/PC_count_reg[31]_0[19]
    SLICE_X43Y19         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[25]/C
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[25]/Q
                         net (fo=2, routed)           0.094     0.258    OTTER_MCU/Memory/PC_count_reg[31]_3[25]
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  OTTER_MCU/Memory/PC_count[25]_i_1/O
                         net (fo=1, routed)           0.000     0.303    OTTER_MCU/PC/PC_count_reg[31]_0[25]
    SLICE_X39Y18         FDRE                                         r  OTTER_MCU/PC/PC_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/CSR/CSR_mtvec_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/PC/PC_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE                         0.000     0.000 r  OTTER_MCU/CSR/CSR_mtvec_reg[1]/C
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OTTER_MCU/CSR/CSR_mtvec_reg[1]/Q
                         net (fo=2, routed)           0.094     0.258    OTTER_MCU/Memory/PC_count_reg[31]_3[1]
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.045     0.303 r  OTTER_MCU/Memory/PC_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.303    OTTER_MCU/PC/PC_count_reg[31]_0[1]
    SLICE_X35Y9          FDRE                                         r  OTTER_MCU/PC/PC_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





