# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VGA_source_bd.srcs/sources_1/new/extract_bit.vhd" \
"../../../../VGA_source_bd.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../../VGA_source_bd.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_108M_0/sim/design_1_rst_clk_wiz_0_108M_0.vhd" \
"../../../../VGA_source_bd.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \
"../../../../VGA_source_bd.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../VGA_source_bd.ip_user_files/bd/design_1/ip/design_1_extract_bit_0_0/sim/design_1_extract_bit_0_0.vhd" \
"../../../../VGA_source_bd.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \
"../../../../VGA_source_bd.srcs/sim_1/new/tb_design_1_wrapper.vhd" \

# Do not sort compile order
nosort
