-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_12_val : IN STD_LOGIC_VECTOR (7 downto 0);
    data_27_val : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (11 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_2C2 : STD_LOGIC_VECTOR (9 downto 0) := "1011000010";
    constant ap_const_lv9_10E : STD_LOGIC_VECTOR (8 downto 0) := "100001110";
    constant ap_const_lv10_3BD : STD_LOGIC_VECTOR (9 downto 0) := "1110111101";
    constant ap_const_lv13_1FE : STD_LOGIC_VECTOR (12 downto 0) := "0000111111110";
    constant ap_const_lv9_137 : STD_LOGIC_VECTOR (8 downto 0) := "100110111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal tmp_22_fu_100_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_fu_92_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln42_4_fu_108_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln42_fu_112_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl2_fu_122_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln42_3_fu_88_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln42_1_fu_130_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln42_1_fu_148_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_23_fu_168_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl3_fu_160_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_10_fu_176_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_24_fu_186_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_11_fu_194_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln42_3_fu_198_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_12_fu_208_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln42_4_fu_212_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln42_9_fu_156_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_fu_222_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_1_fu_228_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln42_5_fu_118_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln42_2_fu_180_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln58_5_fu_238_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln58_2_fu_244_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln42_fu_204_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_7_fu_254_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_3_fu_260_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln42_6_fu_136_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln42_8_fu_144_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln42_fu_84_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_270_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_fu_276_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_288_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl5_fu_296_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_fu_280_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp1_fu_300_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_fu_218_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln58_10_fu_312_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln58_fu_318_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln42_7_fu_140_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_4_fu_232_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_6_fu_248_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln111_2_fu_338_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_8_fu_264_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln111_3_fu_352_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_9_fu_306_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln58_fu_322_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln111_fu_348_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln111_1_fu_362_p1 : STD_LOGIC_VECTOR (11 downto 0);


begin



    add_ln58_10_fu_312_p2 <= std_logic_vector(signed(sext_ln58_fu_218_p1) + signed(ap_const_lv9_137));
    add_ln58_4_fu_232_p2 <= std_logic_vector(signed(sext_ln58_1_fu_228_p1) + signed(zext_ln42_5_fu_118_p1));
    add_ln58_5_fu_238_p2 <= std_logic_vector(unsigned(sub_ln42_2_fu_180_p2) + unsigned(ap_const_lv9_10E));
    add_ln58_6_fu_248_p2 <= std_logic_vector(signed(sext_ln58_2_fu_244_p1) + signed(zext_ln42_4_fu_108_p1));
    add_ln58_7_fu_254_p2 <= std_logic_vector(signed(sext_ln42_fu_204_p1) + signed(ap_const_lv10_3BD));
    add_ln58_8_fu_264_p2 <= std_logic_vector(signed(sext_ln58_3_fu_260_p1) + signed(zext_ln42_6_fu_136_p1));
    add_ln58_9_fu_306_p2 <= std_logic_vector(unsigned(tmp1_fu_300_p2) + unsigned(ap_const_lv13_1FE));
    add_ln58_fu_222_p2 <= std_logic_vector(unsigned(zext_ln42_9_fu_156_p1) + unsigned(ap_const_lv10_2C2));
    ap_ready <= ap_const_logic_1;
    ap_return_0 <= add_ln58_4_fu_232_p2(12 downto 1);
    ap_return_1 <= sext_ln111_fu_348_p1;
    ap_return_2 <= sext_ln111_1_fu_362_p1;
    ap_return_3 <= add_ln58_9_fu_306_p2(12 downto 1);
    ap_return_4 <= sub_ln58_fu_322_p2(12 downto 1);
    empty_fu_276_p1 <= tmp_fu_270_p2(8 - 1 downto 0);
    p_shl1_fu_92_p3 <= (data_12_val & ap_const_lv4_0);
    p_shl2_fu_122_p3 <= (data_12_val & ap_const_lv3_0);
    p_shl3_fu_160_p3 <= (data_27_val & ap_const_lv5_0);
    p_shl5_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_288_p3),13));
    p_shl_fu_280_p3 <= (empty_fu_276_p1 & ap_const_lv5_0);
        sext_ln111_1_fu_362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_3_fu_352_p4),12));

        sext_ln111_fu_348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln111_2_fu_338_p4),12));

        sext_ln42_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln42_3_fu_198_p2),10));

        sext_ln58_1_fu_228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_fu_222_p2),13));

        sext_ln58_2_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_5_fu_238_p2),12));

        sext_ln58_3_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_7_fu_254_p2),12));

        sext_ln58_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln42_4_fu_212_p2),9));

    shl_ln42_1_fu_148_p3 <= (data_27_val & ap_const_lv3_0);
    sub_ln42_1_fu_130_p2 <= std_logic_vector(unsigned(p_shl2_fu_122_p3) - unsigned(zext_ln42_3_fu_88_p1));
    sub_ln42_2_fu_180_p2 <= std_logic_vector(unsigned(p_shl3_fu_160_p3) - unsigned(zext_ln42_10_fu_176_p1));
    sub_ln42_3_fu_198_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln42_11_fu_194_p1));
    sub_ln42_4_fu_212_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(zext_ln42_12_fu_208_p1));
    sub_ln42_fu_112_p2 <= std_logic_vector(unsigned(p_shl1_fu_92_p3) - unsigned(zext_ln42_4_fu_108_p1));
    sub_ln58_fu_322_p2 <= std_logic_vector(unsigned(zext_ln58_fu_318_p1) - unsigned(zext_ln42_7_fu_140_p1));
    tmp1_fu_300_p2 <= std_logic_vector(unsigned(p_shl5_fu_296_p1) - unsigned(p_shl_fu_280_p3));
    tmp_22_fu_100_p3 <= (data_12_val & ap_const_lv2_0);
    tmp_23_fu_168_p3 <= (data_27_val & ap_const_lv2_0);
    tmp_24_fu_186_p3 <= (data_27_val & ap_const_lv4_0);
    tmp_25_fu_288_p3 <= (tmp_fu_270_p2 & ap_const_lv3_0);
    tmp_fu_270_p2 <= std_logic_vector(unsigned(zext_ln42_8_fu_144_p1) + unsigned(zext_ln42_fu_84_p1));
    trunc_ln111_2_fu_338_p4 <= add_ln58_6_fu_248_p2(11 downto 1);
    trunc_ln111_3_fu_352_p4 <= add_ln58_8_fu_264_p2(11 downto 1);
    zext_ln42_10_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_168_p3),9));
    zext_ln42_11_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_186_p3),9));
    zext_ln42_12_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln42_1_fu_148_p3),8));
    zext_ln42_3_fu_88_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_12_val),11));
    zext_ln42_4_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_100_p3),12));
    zext_ln42_5_fu_118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln42_fu_112_p2),13));
    zext_ln42_6_fu_136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln42_1_fu_130_p2),12));
    zext_ln42_7_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_92_p3),13));
    zext_ln42_8_fu_144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_27_val),9));
    zext_ln42_9_fu_156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln42_1_fu_148_p3),10));
    zext_ln42_fu_84_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(data_12_val),9));
    zext_ln58_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_10_fu_312_p2),13));
end behav;
