Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  2 15:13:06 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-14  Critical Warning  LUT on the clock tree                                             8           
SYNTH-12   Warning           DSP input not registered                                          64          
TIMING-16  Warning           Large setup violation                                             390         
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (2703)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2703)
---------------------------------
 There are 2703 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.808     -814.848                    782                 9454       -0.824     -340.999                   1152                 9454        3.000        0.000                       0                  2703  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0    {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0_1  {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk100_clk_wiz_0           -1.094     -150.375                    394                 6462       -0.746     -264.858                    768                 6462        4.500        0.000                       0                  1400  
  clk_uart_clk_wiz_0         56.819        0.000                      0                 2767        0.174        0.000                      0                 2767       32.639        0.000                       0                  1299  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk100_clk_wiz_0_1         -1.093     -150.026                    394                 6462       -0.746     -264.858                    768                 6462        4.500        0.000                       0                  1400  
  clk_uart_clk_wiz_0_1       56.823        0.000                      0                 2767        0.174        0.000                      0                 2767       32.639        0.000                       0                  1299  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_clk_wiz_0    clk100_clk_wiz_0           -2.014     -603.999                    370                  370        0.015        0.000                      0                  370  
clk100_clk_wiz_0_1    clk100_clk_wiz_0           -1.094     -150.375                    394                 6462       -0.824     -340.999                   1152                 6462  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0           -2.011     -602.626                    370                  370        0.018        0.000                      0                  370  
clk100_clk_wiz_0      clk_uart_clk_wiz_0         -3.808      -60.474                     18                   18        0.187        0.000                      0                   18  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0         -3.808      -60.474                     18                   18        0.187        0.000                      0                   18  
clk_uart_clk_wiz_0_1  clk_uart_clk_wiz_0         56.819        0.000                      0                 2767        0.066        0.000                      0                 2767  
clk100_clk_wiz_0      clk100_clk_wiz_0_1         -1.094     -150.375                    394                 6462       -0.824     -340.999                   1152                 6462  
clk_uart_clk_wiz_0    clk100_clk_wiz_0_1         -2.014     -603.999                    370                  370        0.015        0.000                      0                  370  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0_1         -2.011     -602.626                    370                  370        0.018        0.000                      0                  370  
clk100_clk_wiz_0      clk_uart_clk_wiz_0_1       -3.804      -60.407                     18                   18        0.191        0.000                      0                   18  
clk_uart_clk_wiz_0    clk_uart_clk_wiz_0_1       56.819        0.000                      0                 2767        0.066        0.000                      0                 2767  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0_1       -3.804      -60.407                     18                   18        0.191        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          394  Failing Endpoints,  Worst Slack       -1.094ns,  Total Violation     -150.375ns
Hold  :          768  Failing Endpoints,  Worst Slack       -0.746ns,  Total Violation     -264.858ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 0.864ns (8.979%)  route 8.759ns (91.021%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 15.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 f  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 f  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.665     6.932    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.146     7.078 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7/O
                         net (fo=8, routed)           5.248    12.326    vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7_n_0
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.934    12.999    vpu_hsa/clk100
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.100    13.099 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1/O
                         net (fo=8, routed)           2.116    15.215    vpu_hsa/p_6_out
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/CLK
                         clock pessimism              0.020    15.235    
                         clock uncertainty           -0.077    15.158    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.926    11.232    vpu_hsa/row[2].col[1].left_latches_reg[2][1]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.413ns  (logic 4.180ns (56.387%)  route 3.233ns (43.613%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[10])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[10]
                         net (fo=1, routed)           2.273    15.131    vpu_hsa/uart_data_frame[10]_i_2_psdsp_n
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.069    14.159    vpu_hsa/p_0_out
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/C
                         clock pessimism              0.020    14.179    
                         clock uncertainty           -0.077    14.102    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)       -0.058    14.044    vpu_hsa/uart_data_frame[10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.404ns  (logic 4.180ns (56.453%)  route 3.224ns (43.547%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[9]
                         net (fo=1, routed)           2.264    15.123    vpu_hsa/uart_data_frame[9]_i_3_psdsp_n_1
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.192    14.282    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.302    
                         clock uncertainty           -0.077    14.225    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.075    14.150    vpu_hsa/uart_data_frame[9]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.184ns  (logic 4.180ns (58.188%)  route 3.004ns (41.812%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 14.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[14]
                         net (fo=1, routed)           2.043    14.902    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.965    14.055    vpu_hsa/p_0_out
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.075    
                         clock uncertainty           -0.077    13.998    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)       -0.067    13.931    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 4.683ns (37.559%)  route 7.785ns (62.441%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         1.676     5.944    vpu_hsa/act_col_ix[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_5/O
                         net (fo=8, routed)           2.875     8.943    vpu_hsa/A[12]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841    12.784 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[5]
                         net (fo=1, routed)           2.388    15.171    vpu_hsa/uart_data_frame[5]_i_2_psdsp_n_1
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.233    14.323    vpu_hsa/p_0_out
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/C
                         clock pessimism              0.020    14.343    
                         clock uncertainty           -0.077    14.266    
    SLICE_X43Y113        FDRE (Setup_fdre_C_D)       -0.058    14.208    vpu_hsa/uart_data_frame[5]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[1]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_153_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_143_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_142_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_141_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_140_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_139_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_138_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_137_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_136_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_135_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y41     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y42     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y43     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y44     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y45     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y46     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y47     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y43     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y44     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.819ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.952ns (8.979%)  route 9.651ns (91.021%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.433    13.303    UART_RECEIVER_n_84
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_CE)      -0.205    70.122    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         70.122    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 56.819    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.962ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 0.952ns (9.101%)  route 9.509ns (90.899%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.291    13.161    UART_RECEIVER_n_84
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_CE)      -0.205    70.123    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         70.123    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                 56.962    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.193ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 0.952ns (9.271%)  route 9.317ns (90.729%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.099    12.969    UART_RECEIVER_n_84
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X42Y109        FDRE (Setup_fdre_C_CE)      -0.169    70.162    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         70.162    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 57.193    

Slack (MET) :             57.229ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 0.952ns (9.549%)  route 9.018ns (90.451%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.814    12.670    UART_RECEIVER_n_131
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.429    69.899    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         69.899    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 57.229    

Slack (MET) :             57.369ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.952ns (9.686%)  route 8.877ns (90.314%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.673    12.529    UART_RECEIVER_n_131
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    69.898    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         69.898    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 57.369    

Slack (MET) :             57.374ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.952ns (9.454%)  route 9.118ns (90.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 70.340 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          1.900    12.770    UART_RECEIVER_n_84
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.498    70.340    clk_uart
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.117    70.457    
                         clock uncertainty           -0.108    70.349    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.205    70.144    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.144    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 57.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_RECEIVER/frame_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            recv_drop_byte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.555     0.685    UART_RECEIVER/clk_uart
    SLICE_X39Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.826 r  UART_RECEIVER/frame_ready_reg/Q
                         net (fo=14, routed)          0.125     0.950    UART_RECEIVER/frame_ready
    SLICE_X38Y116        LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  UART_RECEIVER/recv_drop_byte_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_86
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/C
                         clock pessimism             -0.216     0.701    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.822    recv_drop_byte_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 weights_filled_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[21]/Q
                         net (fo=2, routed)           0.114     0.946    UART_RECEIVER/weights_filled[21]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.991 r  UART_RECEIVER/weights_filled[21]_i_1/O
                         net (fo=1, routed)           0.000     0.991    UART_RECEIVER_n_168
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.091     0.782    weights_filled_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 weights_filled_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     0.853 r  weights_filled_reg[13]/Q
                         net (fo=2, routed)           0.126     0.979    UART_RECEIVER/weights_filled[13]
    SLICE_X30Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.024 r  UART_RECEIVER/weights_filled[13]_i_1/O
                         net (fo=1, routed)           0.000     1.024    UART_RECEIVER_n_167
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.121     0.810    weights_filled_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.771%)  route 0.136ns (42.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.136     0.965    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.010 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.010    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/C
                         clock pessimism             -0.214     0.704    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.796    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[4]/Q
                         net (fo=2, routed)           0.122     0.952    UART_RECEIVER/weights_filled[4]
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  UART_RECEIVER/weights_filled[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    UART_RECEIVER_n_158
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.092     0.781    weights_filled_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  weights_filled_reg[41]/Q
                         net (fo=2, routed)           0.122     0.951    UART_RECEIVER/weights_filled[41]
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  UART_RECEIVER/weights_filled[41]_i_1/O
                         net (fo=1, routed)           0.000     0.996    UART_RECEIVER_n_147
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
                         clock pessimism             -0.229     0.688    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.092     0.780    weights_filled_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[40]/Q
                         net (fo=2, routed)           0.122     0.954    UART_RECEIVER/weights_filled[40]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.999 r  UART_RECEIVER/weights_filled[40]_i_1/O
                         net (fo=1, routed)           0.000     0.999    UART_RECEIVER_n_139
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.092     0.783    weights_filled_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.237%)  route 0.139ns (42.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.139     0.968    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.013 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1/O
                         net (fo=1, routed)           0.000     1.013    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.214     0.704    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.796    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.438%)  route 0.191ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X43Y119        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/Q
                         net (fo=5, routed)           0.191     1.016    UART_RECEIVER/data_byte[3]
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    UART_RECEIVER/clk_uart
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/C
                         clock pessimism             -0.194     0.722    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.072     0.794    UART_RECEIVER/data_frame_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 weights_filled_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[61]/Q
                         net (fo=2, routed)           0.131     0.961    UART_RECEIVER/weights_filled[61]
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  UART_RECEIVER/weights_filled[61]_i_1/O
                         net (fo=1, routed)           0.000     1.006    UART_RECEIVER_n_173
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.092     0.781    weights_filled_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y114   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y114   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X31Y115   LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X12Y97    LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          394  Failing Endpoints,  Worst Slack       -1.093ns,  Total Violation     -150.026ns
Hold  :          768  Failing Endpoints,  Worst Slack       -0.746ns,  Total Violation     -264.858ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 0.864ns (8.979%)  route 8.759ns (91.021%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 15.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 f  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 f  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.665     6.932    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.146     7.078 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7/O
                         net (fo=8, routed)           5.248    12.326    vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7_n_0
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.934    12.999    vpu_hsa/clk100
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.100    13.099 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1/O
                         net (fo=8, routed)           2.116    15.215    vpu_hsa/p_6_out
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/CLK
                         clock pessimism              0.020    15.235    
                         clock uncertainty           -0.077    15.159    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.926    11.233    vpu_hsa/row[2].col[1].left_latches_reg[2][1]
  -------------------------------------------------------------------
                         required time                         11.233    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.086ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.413ns  (logic 4.180ns (56.387%)  route 3.233ns (43.613%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[10])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[10]
                         net (fo=1, routed)           2.273    15.131    vpu_hsa/uart_data_frame[10]_i_2_psdsp_n
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.069    14.159    vpu_hsa/p_0_out
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/C
                         clock pessimism              0.020    14.179    
                         clock uncertainty           -0.077    14.103    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)       -0.058    14.045    vpu_hsa/uart_data_frame[10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -1.086    

Slack (VIOLATED) :        -0.972ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.404ns  (logic 4.180ns (56.453%)  route 3.224ns (43.547%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[9]
                         net (fo=1, routed)           2.264    15.123    vpu_hsa/uart_data_frame[9]_i_3_psdsp_n_1
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.192    14.282    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.302    
                         clock uncertainty           -0.077    14.226    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.075    14.151    vpu_hsa/uart_data_frame[9]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.972    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.184ns  (logic 4.180ns (58.188%)  route 3.004ns (41.812%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 14.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[14]
                         net (fo=1, routed)           2.043    14.902    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.965    14.055    vpu_hsa/p_0_out
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.075    
                         clock uncertainty           -0.077    13.999    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)       -0.067    13.932    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.932    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 4.683ns (37.559%)  route 7.785ns (62.441%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         1.676     5.944    vpu_hsa/act_col_ix[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_5/O
                         net (fo=8, routed)           2.875     8.943    vpu_hsa/A[12]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841    12.784 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[5]
                         net (fo=1, routed)           2.388    15.171    vpu_hsa/uart_data_frame[5]_i_2_psdsp_n_1
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.233    14.323    vpu_hsa/p_0_out
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/C
                         clock pessimism              0.020    14.343    
                         clock uncertainty           -0.077    14.267    
    SLICE_X43Y113        FDRE (Setup_fdre_C_D)       -0.058    14.209    vpu_hsa/uart_data_frame[5]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.507    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.141    vpu_hsa/row[4].col[2].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.507    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.141    vpu_hsa/row[4].col[2].mac/weight_reg[1]
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_153_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_143_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_142_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_141_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_140_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_139_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_138_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_137_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_136_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    

Slack (VIOLATED) :        -0.746ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_135_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     4.982    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.746    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y41     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y42     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y43     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y44     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y45     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y46     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y47     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y43     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X1Y44     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y108   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y107   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y108   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.823ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.952ns (8.979%)  route 9.651ns (91.021%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.433    13.303    UART_RECEIVER_n_84
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.104    70.331    
    SLICE_X44Y115        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 56.823    

Slack (MET) :             56.898ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.104    70.337    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.132    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         70.132    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.898    

Slack (MET) :             56.898ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.104    70.337    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.132    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.132    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.898    

Slack (MET) :             56.966ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 0.952ns (9.101%)  route 9.509ns (90.899%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.291    13.161    UART_RECEIVER_n_84
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.104    70.332    
    SLICE_X44Y113        FDRE (Setup_fdre_C_CE)      -0.205    70.127    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         70.127    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                 56.966    

Slack (MET) :             57.181ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.104    70.335    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.130    uart_data_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         70.130    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.181    

Slack (MET) :             57.181ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.104    70.335    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.130    uart_data_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         70.130    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.181    

Slack (MET) :             57.197ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 0.952ns (9.271%)  route 9.317ns (90.729%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.099    12.969    UART_RECEIVER_n_84
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.104    70.335    
    SLICE_X42Y109        FDRE (Setup_fdre_C_CE)      -0.169    70.166    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         70.166    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 57.197    

Slack (MET) :             57.233ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 0.952ns (9.549%)  route 9.018ns (90.451%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.814    12.670    UART_RECEIVER_n_131
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.104    70.332    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.429    69.903    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         69.903    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 57.233    

Slack (MET) :             57.373ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.952ns (9.686%)  route 8.877ns (90.314%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.673    12.529    UART_RECEIVER_n_131
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.104    70.331    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    69.902    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         69.902    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 57.373    

Slack (MET) :             57.378ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.952ns (9.454%)  route 9.118ns (90.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 70.340 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          1.900    12.770    UART_RECEIVER_n_84
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.498    70.340    clk_uart
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.117    70.457    
                         clock uncertainty           -0.104    70.353    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.205    70.148    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.148    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 57.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 UART_RECEIVER/frame_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            recv_drop_byte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.555     0.685    UART_RECEIVER/clk_uart
    SLICE_X39Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.826 r  UART_RECEIVER/frame_ready_reg/Q
                         net (fo=14, routed)          0.125     0.950    UART_RECEIVER/frame_ready
    SLICE_X38Y116        LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  UART_RECEIVER/recv_drop_byte_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_86
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/C
                         clock pessimism             -0.216     0.701    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.822    recv_drop_byte_reg
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 weights_filled_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[21]/Q
                         net (fo=2, routed)           0.114     0.946    UART_RECEIVER/weights_filled[21]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.991 r  UART_RECEIVER/weights_filled[21]_i_1/O
                         net (fo=1, routed)           0.000     0.991    UART_RECEIVER_n_168
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.091     0.782    weights_filled_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 weights_filled_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     0.853 r  weights_filled_reg[13]/Q
                         net (fo=2, routed)           0.126     0.979    UART_RECEIVER/weights_filled[13]
    SLICE_X30Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.024 r  UART_RECEIVER/weights_filled[13]_i_1/O
                         net (fo=1, routed)           0.000     1.024    UART_RECEIVER_n_167
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.121     0.810    weights_filled_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.771%)  route 0.136ns (42.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.136     0.965    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.010 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.010    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/C
                         clock pessimism             -0.214     0.704    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.796    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[4]/Q
                         net (fo=2, routed)           0.122     0.952    UART_RECEIVER/weights_filled[4]
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  UART_RECEIVER/weights_filled[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    UART_RECEIVER_n_158
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.092     0.781    weights_filled_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  weights_filled_reg[41]/Q
                         net (fo=2, routed)           0.122     0.951    UART_RECEIVER/weights_filled[41]
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  UART_RECEIVER/weights_filled[41]_i_1/O
                         net (fo=1, routed)           0.000     0.996    UART_RECEIVER_n_147
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
                         clock pessimism             -0.229     0.688    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.092     0.780    weights_filled_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[40]/Q
                         net (fo=2, routed)           0.122     0.954    UART_RECEIVER/weights_filled[40]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.999 r  UART_RECEIVER/weights_filled[40]_i_1/O
                         net (fo=1, routed)           0.000     0.999    UART_RECEIVER_n_139
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.092     0.783    weights_filled_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.237%)  route 0.139ns (42.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.139     0.968    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.013 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1/O
                         net (fo=1, routed)           0.000     1.013    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.214     0.704    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.796    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.438%)  route 0.191ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X43Y119        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/Q
                         net (fo=5, routed)           0.191     1.016    UART_RECEIVER/data_byte[3]
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    UART_RECEIVER/clk_uart
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/C
                         clock pessimism             -0.194     0.722    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.072     0.794    UART_RECEIVER/data_frame_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 weights_filled_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[61]/Q
                         net (fo=2, routed)           0.131     0.961    UART_RECEIVER/weights_filled[61]
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  UART_RECEIVER/weights_filled[61]_i_1/O
                         net (fo=1, routed)           0.000     1.006    UART_RECEIVER_n_173
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
                         clock pessimism             -0.229     0.689    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.092     0.781    weights_filled_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.781    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0_1
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y114   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X43Y114   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X31Y115   LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X13Y97    LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X12Y97    LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X46Y107   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          370  Failing Endpoints,  Worst Slack       -2.014ns,  Total Violation     -603.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 weights_sram_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.491ns  (logic 1.017ns (40.828%)  route 1.474ns (59.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X54Y101        FDRE                                         r  weights_sram_reg[0][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478   342.062 r  weights_sram_reg[0][5][3]/Q
                         net (fo=1, routed)           0.703   342.765    weights_sram_reg_n_0_[0][5][3]
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.301   343.066 r  weight_col_bus[5][3]_i_2/O
                         net (fo=1, routed)           0.000   343.066    weight_col_bus[5][3]_i_2_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   343.304 r  weight_col_bus_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.770   344.075    weight_col_bus_reg[5][3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.187   342.076    weight_col_bus_reg[5][3]
  -------------------------------------------------------------------
                         required time                        342.076    
                         arrival time                        -344.075    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.464ns  (logic 0.859ns (34.865%)  route 1.605ns (65.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 342.567 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.624   341.598    clk_uart
    SLICE_X34Y103        FDRE                                         r  weights_sram_reg[5][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518   342.116 r  weights_sram_reg[5][0][10]/Q
                         net (fo=1, routed)           0.669   342.785    weights_sram_reg_n_0_[5][0][10]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124   342.909 r  weight_col_bus[0][10]_i_3/O
                         net (fo=1, routed)           0.000   342.909    weight_col_bus[0][10]_i_3_n_0
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.126 r  weight_col_bus_reg[0][10]_i_1/O
                         net (fo=1, routed)           0.936   344.062    weight_col_bus_reg[0][10]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.503   342.567    clk100
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/C
                         clock pessimism             -0.064   342.503    
                         clock uncertainty           -0.228   342.276    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.188   342.088    weight_col_bus_reg[0][10]
  -------------------------------------------------------------------
                         required time                        342.088    
                         arrival time                        -344.062    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 weights_sram_reg[7][5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.418ns  (logic 0.859ns (35.522%)  route 1.559ns (64.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 342.552 - 340.000 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 341.585 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.611   341.585    clk_uart
    SLICE_X56Y102        FDRE                                         r  weights_sram_reg[7][5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   342.103 r  weights_sram_reg[7][5][15]/Q
                         net (fo=1, routed)           0.815   342.917    weights_sram_reg_n_0_[7][5][15]
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124   343.041 r  weight_col_bus[5][15]_i_3/O
                         net (fo=1, routed)           0.000   343.041    weight_col_bus[5][15]_i_3_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.258 r  weight_col_bus_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.744   344.003    weight_col_bus_reg[5][15]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.488   342.552    clk100
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/C
                         clock pessimism             -0.064   342.488    
                         clock uncertainty           -0.228   342.261    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)       -0.205   342.056    weight_col_bus_reg[5][15]
  -------------------------------------------------------------------
                         required time                        342.056    
                         arrival time                        -344.003    
  -------------------------------------------------------------------
                         slack                                 -1.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.390ns (69.183%)  route 0.174ns (30.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.174     1.253    act_value0[4]
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.830     0.920    clk100
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.002     1.238    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.388ns (57.366%)  route 0.288ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.288     1.367    act_value0[9]
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.072     1.309    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.388ns (57.299%)  route 0.289ns (42.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y107        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.289     1.368    act_value0[15]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.066     1.303    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.386ns (56.801%)  route 0.294ns (43.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.077 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.294     1.370    act_value0[11]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.066     1.305    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.394ns (64.141%)  route 0.220ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.220     1.303    act_value0[2]
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)        -0.001     1.237    act_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.478ns (69.370%)  route 0.211ns (30.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.169 r  acts_sram_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.211     1.380    act_value0[7]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.076     1.313    act_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.394ns (63.245%)  route 0.229ns (36.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.085 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.229     1.314    act_value0[8]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)        -0.001     1.238    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 weights_sram_reg[0][6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.319ns (42.124%)  route 0.438ns (57.876%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    clk_uart
    SLICE_X54Y113        FDRE                                         r  weights_sram_reg[0][6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.148     0.832 r  weights_sram_reg[0][6][6]/Q
                         net (fo=1, routed)           0.438     1.270    weights_sram_reg_n_0_[0][6][6]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.098     1.368 r  weight_col_bus[6][6]_i_2/O
                         net (fo=1, routed)           0.000     1.368    weight_col_bus[6][6]_i_2_n_0
    SLICE_X56Y112        MUXF7 (Prop_muxf7_I0_O)      0.073     1.441 r  weight_col_bus_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.441    weight_col_bus_reg[6][6]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.825     0.915    clk100
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/C
                         clock pessimism              0.089     1.003    
                         clock uncertainty            0.228     1.231    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.134     1.365    weight_col_bus_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.390ns (62.754%)  route 0.231ns (37.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.081 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.231     1.312    act_value0[10]
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)        -0.002     1.235    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.299ns (39.524%)  route 0.458ns (60.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.565     0.695    clk_uart
    SLICE_X33Y106        FDRE                                         r  weights_sram_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128     0.823 r  weights_sram_reg[1][0][7]/Q
                         net (fo=1, routed)           0.458     1.280    weights_sram_reg_n_0_[1][0][7]
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.098     1.378 r  weight_col_bus[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.378    weight_col_bus[0][7]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.073     1.451 r  weight_col_bus_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.451    weight_col_bus_reg[0][7]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          394  Failing Endpoints,  Worst Slack       -1.094ns,  Total Violation     -150.375ns
Hold  :         1152  Failing Endpoints,  Worst Slack       -0.824ns,  Total Violation     -340.999ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 0.864ns (8.979%)  route 8.759ns (91.021%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 15.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 f  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 f  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.665     6.932    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.146     7.078 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7/O
                         net (fo=8, routed)           5.248    12.326    vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7_n_0
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.934    12.999    vpu_hsa/clk100
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.100    13.099 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1/O
                         net (fo=8, routed)           2.116    15.215    vpu_hsa/p_6_out
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/CLK
                         clock pessimism              0.020    15.235    
                         clock uncertainty           -0.077    15.158    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.926    11.232    vpu_hsa/row[2].col[1].left_latches_reg[2][1]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.413ns  (logic 4.180ns (56.387%)  route 3.233ns (43.613%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[10])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[10]
                         net (fo=1, routed)           2.273    15.131    vpu_hsa/uart_data_frame[10]_i_2_psdsp_n
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.069    14.159    vpu_hsa/p_0_out
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/C
                         clock pessimism              0.020    14.179    
                         clock uncertainty           -0.077    14.102    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)       -0.058    14.044    vpu_hsa/uart_data_frame[10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.404ns  (logic 4.180ns (56.453%)  route 3.224ns (43.547%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[9]
                         net (fo=1, routed)           2.264    15.123    vpu_hsa/uart_data_frame[9]_i_3_psdsp_n_1
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.192    14.282    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.302    
                         clock uncertainty           -0.077    14.225    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.075    14.150    vpu_hsa/uart_data_frame[9]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        7.184ns  (logic 4.180ns (58.188%)  route 3.004ns (41.812%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 14.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[14]
                         net (fo=1, routed)           2.043    14.902    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.965    14.055    vpu_hsa/p_0_out
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.075    
                         clock uncertainty           -0.077    13.998    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)       -0.067    13.931    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 4.683ns (37.559%)  route 7.785ns (62.441%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         1.676     5.944    vpu_hsa/act_col_ix[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_5/O
                         net (fo=8, routed)           2.875     8.943    vpu_hsa/A[12]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841    12.784 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[5]
                         net (fo=1, routed)           2.388    15.171    vpu_hsa/uart_data_frame[5]_i_2_psdsp_n_1
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.233    14.323    vpu_hsa/p_0_out
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/C
                         clock pessimism              0.020    14.343    
                         clock uncertainty           -0.077    14.266    
    SLICE_X43Y113        FDRE (Setup_fdre_C_D)       -0.058    14.208    vpu_hsa/uart_data_frame[5]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[1]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_153_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_143_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_142_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_141_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_140_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_139_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_138_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_137_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_136_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_135_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          370  Failing Endpoints,  Worst Slack       -2.011ns,  Total Violation     -602.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 weights_sram_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.491ns  (logic 1.017ns (40.828%)  route 1.474ns (59.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X54Y101        FDRE                                         r  weights_sram_reg[0][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478   342.062 r  weights_sram_reg[0][5][3]/Q
                         net (fo=1, routed)           0.703   342.765    weights_sram_reg_n_0_[0][5][3]
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.301   343.066 r  weight_col_bus[5][3]_i_2/O
                         net (fo=1, routed)           0.000   343.066    weight_col_bus[5][3]_i_2_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   343.304 r  weight_col_bus_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.770   344.075    weight_col_bus_reg[5][3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.187   342.079    weight_col_bus_reg[5][3]
  -------------------------------------------------------------------
                         required time                        342.079    
                         arrival time                        -344.075    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.464ns  (logic 0.859ns (34.865%)  route 1.605ns (65.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 342.567 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.624   341.598    clk_uart
    SLICE_X34Y103        FDRE                                         r  weights_sram_reg[5][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518   342.116 r  weights_sram_reg[5][0][10]/Q
                         net (fo=1, routed)           0.669   342.785    weights_sram_reg_n_0_[5][0][10]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124   342.909 r  weight_col_bus[0][10]_i_3/O
                         net (fo=1, routed)           0.000   342.909    weight_col_bus[0][10]_i_3_n_0
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.126 r  weight_col_bus_reg[0][10]_i_1/O
                         net (fo=1, routed)           0.936   344.062    weight_col_bus_reg[0][10]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.503   342.567    clk100
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/C
                         clock pessimism             -0.064   342.503    
                         clock uncertainty           -0.224   342.279    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.188   342.091    weight_col_bus_reg[0][10]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -344.062    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 weights_sram_reg[7][5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.418ns  (logic 0.859ns (35.522%)  route 1.559ns (64.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 342.552 - 340.000 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 341.585 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.611   341.585    clk_uart
    SLICE_X56Y102        FDRE                                         r  weights_sram_reg[7][5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   342.103 r  weights_sram_reg[7][5][15]/Q
                         net (fo=1, routed)           0.815   342.917    weights_sram_reg_n_0_[7][5][15]
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124   343.041 r  weight_col_bus[5][15]_i_3/O
                         net (fo=1, routed)           0.000   343.041    weight_col_bus[5][15]_i_3_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.258 r  weight_col_bus_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.744   344.003    weight_col_bus_reg[5][15]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.488   342.552    clk100
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/C
                         clock pessimism             -0.064   342.488    
                         clock uncertainty           -0.224   342.264    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)       -0.205   342.059    weight_col_bus_reg[5][15]
  -------------------------------------------------------------------
                         required time                        342.059    
                         arrival time                        -344.003    
  -------------------------------------------------------------------
                         slack                                 -1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.390ns (69.183%)  route 0.174ns (30.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.174     1.253    act_value0[4]
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.830     0.920    clk100
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.002     1.234    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.388ns (57.366%)  route 0.288ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.288     1.367    act_value0[9]
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.072     1.305    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.388ns (57.299%)  route 0.289ns (42.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y107        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.289     1.368    act_value0[15]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.066     1.299    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.386ns (56.801%)  route 0.294ns (43.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.077 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.294     1.370    act_value0[11]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.066     1.301    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.394ns (64.141%)  route 0.220ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.220     1.303    act_value0[2]
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)        -0.001     1.233    act_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.478ns (69.370%)  route 0.211ns (30.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.169 r  acts_sram_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.211     1.380    act_value0[7]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.076     1.309    act_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.394ns (63.245%)  route 0.229ns (36.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.085 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.229     1.314    act_value0[8]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)        -0.001     1.234    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 weights_sram_reg[0][6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.319ns (42.124%)  route 0.438ns (57.876%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    clk_uart
    SLICE_X54Y113        FDRE                                         r  weights_sram_reg[0][6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.148     0.832 r  weights_sram_reg[0][6][6]/Q
                         net (fo=1, routed)           0.438     1.270    weights_sram_reg_n_0_[0][6][6]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.098     1.368 r  weight_col_bus[6][6]_i_2/O
                         net (fo=1, routed)           0.000     1.368    weight_col_bus[6][6]_i_2_n_0
    SLICE_X56Y112        MUXF7 (Prop_muxf7_I0_O)      0.073     1.441 r  weight_col_bus_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.441    weight_col_bus_reg[6][6]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.825     0.915    clk100
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/C
                         clock pessimism              0.089     1.003    
                         clock uncertainty            0.224     1.227    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.134     1.361    weight_col_bus_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.390ns (62.754%)  route 0.231ns (37.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.081 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.231     1.312    act_value0[10]
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)        -0.002     1.231    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.299ns (39.524%)  route 0.458ns (60.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.565     0.695    clk_uart
    SLICE_X33Y106        FDRE                                         r  weights_sram_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128     0.823 r  weights_sram_reg[1][0][7]/Q
                         net (fo=1, routed)           0.458     1.280    weights_sram_reg_n_0_[1][0][7]
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.098     1.378 r  weight_col_bus[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.378    weight_col_bus[0][7]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.073     1.451 r  weight_col_bus_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.451    weight_col_bus_reg[0][7]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -3.808ns,  Total Violation      -60.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.124ns  (logic 0.766ns (36.057%)  route 1.358ns (63.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 273.669 - 271.111 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 275.093 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.572   275.093    vpu_hsa/p_0_out
    SLICE_X42Y115        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.518   275.611 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/Q
                         net (fo=1, routed)           0.913   276.524    vpu_hsa/result[0]__0[5]
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124   276.648 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.446   277.094    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X44Y113        LUT5 (Prop_lut5_I3_O)        0.124   277.218 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000   277.218    vpu_hsa_n_13
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494   273.669    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.605    
                         clock uncertainty           -0.228   273.378    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.032   273.410    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.410    
                         arrival time                        -277.217    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.098ns  (logic 0.704ns (33.558%)  route 1.394ns (66.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 273.678 - 271.111 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 275.027 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.506   275.027    vpu_hsa/p_0_out
    SLICE_X33Y97         FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456   275.483 r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/Q
                         net (fo=1, routed)           0.633   276.117    vpu_hsa/result[2]__0[11]
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.124   276.241 r  vpu_hsa/uart_data_frame[11]_i_2/O
                         net (fo=1, routed)           0.760   277.001    vpu_hsa/uart_data_frame[11]_i_2_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124   277.125 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   277.125    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.503   273.678    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.614    
                         clock uncertainty           -0.228   273.387    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031   273.418    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.418    
                         arrival time                        -277.125    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.682ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.255ns  (logic 0.890ns (39.461%)  route 1.365ns (60.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 273.681 - 271.111 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 274.848 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.327   274.848    vpu_hsa/p_0_out
    SLICE_X46Y102        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518   275.366 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.403   275.769    vpu_hsa/result[2]__0[2]
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124   275.893 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.652   276.545    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124   276.669 f  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.310   276.980    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124   277.104 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.104    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.506   273.681    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.617    
                         clock uncertainty           -0.228   273.390    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032   273.422    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.422    
                         arrival time                        -277.104    
  -------------------------------------------------------------------
                         slack                                 -3.682    

Slack (VIOLATED) :        -3.615ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.698ns  (logic 0.828ns (30.692%)  route 1.870ns (69.308%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 273.672 - 271.111 ) 
    Source Clock Delay      (SCD):    4.379ns = ( 274.379 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.858   274.379    vpu_hsa/p_0_out
    SLICE_X59Y108        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.456   274.835 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.622   275.458    vpu_hsa/result[3]__0[12]
    SLICE_X59Y108        LUT5 (Prop_lut5_I1_O)        0.124   275.582 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.961   276.543    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I4_O)        0.124   276.667 r  vpu_hsa/uart_data_frame[12]_i_2/O
                         net (fo=1, routed)           0.286   276.953    vpu_hsa/uart_data_frame[12]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.124   277.077 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   277.077    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497   273.672    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.608    
                         clock uncertainty           -0.228   273.381    
    SLICE_X42Y109        FDRE (Setup_fdre_C_D)        0.081   273.462    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -277.077    
  -------------------------------------------------------------------
                         slack                                 -3.615    

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.997ns  (logic 0.704ns (35.256%)  route 1.293ns (64.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 275.022 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.500   275.022    vpu_hsa/p_0_out
    SLICE_X29Y102        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456   275.478 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.955   276.432    vpu_hsa/result[5]__0[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124   276.556 r  vpu_hsa/uart_data_frame[0]_i_2/O
                         net (fo=1, routed)           0.338   276.894    vpu_hsa/uart_data_frame[0]_i_2_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_15
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.228   273.385    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031   273.416    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                        273.416    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.603    

Slack (VIOLATED) :        -3.580ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.058ns  (logic 0.828ns (40.239%)  route 1.230ns (59.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 273.701 - 271.111 ) 
    Source Clock Delay      (SCD):    4.964ns = ( 274.964 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.442   274.964    vpu_hsa/p_0_out
    SLICE_X29Y105        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   275.420 r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/Q
                         net (fo=1, routed)           0.924   276.344    vpu_hsa/result[6]__0[10]
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   276.468 r  vpu_hsa/uart_data_frame[10]_i_4/O
                         net (fo=1, routed)           0.151   276.620    vpu_hsa/uart_data_frame[10]_i_4_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.124   276.744 f  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.154   276.898    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   277.022 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000   277.022    vpu_hsa_n_3
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.525   273.701    clk_uart
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.637    
                         clock uncertainty           -0.228   273.409    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.032   273.441    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.441    
                         arrival time                        -277.022    
  -------------------------------------------------------------------
                         slack                                 -3.580    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.935ns  (logic 0.766ns (39.583%)  route 1.169ns (60.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 273.668 - 271.111 ) 
    Source Clock Delay      (SCD):    4.972ns = ( 274.972 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.451   274.972    vpu_hsa/p_0_out
    SLICE_X46Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518   275.490 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.859   276.350    vpu_hsa/result[3]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.124   276.474 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.310   276.783    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.124   276.907 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000   276.907    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493   273.668    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.604    
                         clock uncertainty           -0.228   273.377    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)        0.029   273.406    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.406    
                         arrival time                        -276.907    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.781ns  (logic 0.704ns (39.517%)  route 1.077ns (60.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 273.697 - 271.111 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 275.153 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.631   275.153    vpu_hsa/p_0_out
    SLICE_X29Y93         FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456   275.609 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.798   276.407    vpu_hsa/result[7]__0[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124   276.531 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.279   276.810    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I2_O)        0.124   276.934 r  vpu_hsa/uart_data_frame[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   276.934    vpu_hsa_n_6
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.521   273.697    clk_uart
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.633    
                         clock uncertainty           -0.228   273.405    
    SLICE_X28Y95         FDRE (Setup_fdre_C_D)        0.031   273.436    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.436    
                         arrival time                        -276.934    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.122ns  (logic 0.704ns (33.177%)  route 1.418ns (66.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    4.827ns = ( 274.827 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.305   274.827    vpu_hsa/p_0_out
    SLICE_X39Y92         FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456   275.283 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.995   276.278    vpu_hsa/result[4]__0[6]
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.124   276.402 r  vpu_hsa/uart_data_frame[6]_i_2/O
                         net (fo=1, routed)           0.423   276.825    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124   276.949 r  vpu_hsa/uart_data_frame[6]_i_1/O
                         net (fo=1, routed)           0.000   276.949    vpu_hsa_n_12
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.228   273.385    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)        0.077   273.462    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -276.949    
  -------------------------------------------------------------------
                         slack                                 -3.487    

Slack (VIOLATED) :        -3.476ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.942ns  (logic 0.704ns (36.243%)  route 1.238ns (63.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 273.674 - 271.111 ) 
    Source Clock Delay      (SCD):    4.995ns = ( 274.995 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.474   274.995    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   275.451 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.822   276.273    vpu_hsa/result[6]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I1_O)        0.124   276.397 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.416   276.813    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.124   276.937 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000   276.937    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499   273.674    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.610    
                         clock uncertainty           -0.228   273.383    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)        0.079   273.462    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -276.937    
  -------------------------------------------------------------------
                         slack                                 -3.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.567%)  route 0.638ns (77.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.638     1.467    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.512 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.512    UART_RECEIVER_n_1
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.092     1.325    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.540%)  route 0.639ns (77.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.639     1.468    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.513    UART_RECEIVER_n_2
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.091     1.324    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.665%)  route 0.264ns (53.335%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.543     1.487    vpu_hsa/p_0_out
    SLICE_X49Y105        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.210     1.838    vpu_hsa/result[4]__0[12]
    SLICE_X42Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.883 f  vpu_hsa/uart_data_frame[12]_i_3/O
                         net (fo=1, routed)           0.054     1.937    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.921    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.121     1.358    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.231ns (59.758%)  route 0.156ns (40.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.645     1.590    vpu_hsa/p_0_out
    SLICE_X29Y106        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.058     1.789    vpu_hsa/result[4]__0[13]
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  vpu_hsa/uart_data_frame[13]_i_2/O
                         net (fo=1, routed)           0.097     1.931    vpu_hsa/uart_data_frame[13]_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     1.976    vpu_hsa_n_9
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.836     0.926    clk_uart
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     1.014    
                         clock uncertainty            0.228     1.242    
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.092     1.334    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.126%)  route 0.166ns (41.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.656     1.601    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.057     1.799    vpu_hsa/result[2]__0[9]
    SLICE_X28Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.109     1.953    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    vpu_hsa_n_10
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.092     1.333    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.854%)  route 0.220ns (54.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.651     1.595    vpu_hsa/p_0_out
    SLICE_X29Y99         FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/Q
                         net (fo=1, routed)           0.220     1.956    vpu_hsa/result[5]__0[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.837     0.927    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.015    
                         clock uncertainty            0.228     1.243    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.335    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.981%)  route 0.268ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.603     1.547    vpu_hsa/p_0_out
    SLICE_X31Y107        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/Q
                         net (fo=1, routed)           0.268     1.956    vpu_hsa/result[0]__0[11]
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.092     1.333    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.334%)  route 0.172ns (42.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.715     1.659    vpu_hsa/p_0_out
    SLICE_X47Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.054     1.854    vpu_hsa/result[0]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.118     2.017    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.091     1.323    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.748%)  route 0.457ns (64.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.414     1.359    vpu_hsa/p_0_out
    SLICE_X60Y104        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164     1.523 r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/Q
                         net (fo=1, routed)           0.405     1.927    vpu_hsa/result[2]__0[4]
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  vpu_hsa/uart_data_frame[4]_i_2/O
                         net (fo=1, routed)           0.052     2.024    vpu_hsa/uart_data_frame[4]_i_2_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  vpu_hsa/uart_data_frame[4]_i_1/O
                         net (fo=1, routed)           0.000     2.069    vpu_hsa_n_5
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.922    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     1.330    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.183%)  route 0.248ns (51.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.700     1.644    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.114     1.899    vpu_hsa/result[7]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.134     2.078    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.123 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.832     0.922    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.359    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -3.808ns,  Total Violation      -60.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.808ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.124ns  (logic 0.766ns (36.057%)  route 1.358ns (63.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 273.669 - 271.111 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 275.093 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.572   275.093    vpu_hsa/p_0_out
    SLICE_X42Y115        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.518   275.611 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/Q
                         net (fo=1, routed)           0.913   276.524    vpu_hsa/result[0]__0[5]
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124   276.648 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.446   277.094    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X44Y113        LUT5 (Prop_lut5_I3_O)        0.124   277.218 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000   277.218    vpu_hsa_n_13
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494   273.669    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.605    
                         clock uncertainty           -0.228   273.378    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.032   273.410    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.410    
                         arrival time                        -277.217    
  -------------------------------------------------------------------
                         slack                                 -3.808    

Slack (VIOLATED) :        -3.707ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.098ns  (logic 0.704ns (33.558%)  route 1.394ns (66.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 273.678 - 271.111 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 275.027 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.506   275.027    vpu_hsa/p_0_out
    SLICE_X33Y97         FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456   275.483 r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/Q
                         net (fo=1, routed)           0.633   276.117    vpu_hsa/result[2]__0[11]
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.124   276.241 r  vpu_hsa/uart_data_frame[11]_i_2/O
                         net (fo=1, routed)           0.760   277.001    vpu_hsa/uart_data_frame[11]_i_2_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124   277.125 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   277.125    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.503   273.678    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.614    
                         clock uncertainty           -0.228   273.387    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031   273.418    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.418    
                         arrival time                        -277.125    
  -------------------------------------------------------------------
                         slack                                 -3.707    

Slack (VIOLATED) :        -3.682ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.255ns  (logic 0.890ns (39.461%)  route 1.365ns (60.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 273.681 - 271.111 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 274.848 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.327   274.848    vpu_hsa/p_0_out
    SLICE_X46Y102        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518   275.366 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.403   275.769    vpu_hsa/result[2]__0[2]
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124   275.893 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.652   276.545    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124   276.669 f  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.310   276.980    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124   277.104 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.104    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.506   273.681    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.617    
                         clock uncertainty           -0.228   273.390    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032   273.422    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.422    
                         arrival time                        -277.104    
  -------------------------------------------------------------------
                         slack                                 -3.682    

Slack (VIOLATED) :        -3.615ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.698ns  (logic 0.828ns (30.692%)  route 1.870ns (69.308%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 273.672 - 271.111 ) 
    Source Clock Delay      (SCD):    4.379ns = ( 274.379 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.858   274.379    vpu_hsa/p_0_out
    SLICE_X59Y108        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.456   274.835 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.622   275.458    vpu_hsa/result[3]__0[12]
    SLICE_X59Y108        LUT5 (Prop_lut5_I1_O)        0.124   275.582 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.961   276.543    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I4_O)        0.124   276.667 r  vpu_hsa/uart_data_frame[12]_i_2/O
                         net (fo=1, routed)           0.286   276.953    vpu_hsa/uart_data_frame[12]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.124   277.077 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   277.077    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497   273.672    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.608    
                         clock uncertainty           -0.228   273.381    
    SLICE_X42Y109        FDRE (Setup_fdre_C_D)        0.081   273.462    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -277.077    
  -------------------------------------------------------------------
                         slack                                 -3.615    

Slack (VIOLATED) :        -3.603ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.997ns  (logic 0.704ns (35.256%)  route 1.293ns (64.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 275.022 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.500   275.022    vpu_hsa/p_0_out
    SLICE_X29Y102        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456   275.478 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.955   276.432    vpu_hsa/result[5]__0[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124   276.556 r  vpu_hsa/uart_data_frame[0]_i_2/O
                         net (fo=1, routed)           0.338   276.894    vpu_hsa/uart_data_frame[0]_i_2_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_15
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.228   273.385    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031   273.416    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                        273.416    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.603    

Slack (VIOLATED) :        -3.580ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.058ns  (logic 0.828ns (40.239%)  route 1.230ns (59.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 273.701 - 271.111 ) 
    Source Clock Delay      (SCD):    4.964ns = ( 274.964 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.442   274.964    vpu_hsa/p_0_out
    SLICE_X29Y105        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   275.420 r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/Q
                         net (fo=1, routed)           0.924   276.344    vpu_hsa/result[6]__0[10]
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   276.468 r  vpu_hsa/uart_data_frame[10]_i_4/O
                         net (fo=1, routed)           0.151   276.620    vpu_hsa/uart_data_frame[10]_i_4_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.124   276.744 f  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.154   276.898    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   277.022 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000   277.022    vpu_hsa_n_3
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.525   273.701    clk_uart
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.637    
                         clock uncertainty           -0.228   273.409    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.032   273.441    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.441    
                         arrival time                        -277.022    
  -------------------------------------------------------------------
                         slack                                 -3.580    

Slack (VIOLATED) :        -3.502ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.935ns  (logic 0.766ns (39.583%)  route 1.169ns (60.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 273.668 - 271.111 ) 
    Source Clock Delay      (SCD):    4.972ns = ( 274.972 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.451   274.972    vpu_hsa/p_0_out
    SLICE_X46Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518   275.490 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.859   276.350    vpu_hsa/result[3]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.124   276.474 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.310   276.783    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.124   276.907 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000   276.907    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493   273.668    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.604    
                         clock uncertainty           -0.228   273.377    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)        0.029   273.406    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.406    
                         arrival time                        -276.907    
  -------------------------------------------------------------------
                         slack                                 -3.502    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.781ns  (logic 0.704ns (39.517%)  route 1.077ns (60.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 273.697 - 271.111 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 275.153 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.631   275.153    vpu_hsa/p_0_out
    SLICE_X29Y93         FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456   275.609 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.798   276.407    vpu_hsa/result[7]__0[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124   276.531 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.279   276.810    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I2_O)        0.124   276.934 r  vpu_hsa/uart_data_frame[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   276.934    vpu_hsa_n_6
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.521   273.697    clk_uart
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.633    
                         clock uncertainty           -0.228   273.405    
    SLICE_X28Y95         FDRE (Setup_fdre_C_D)        0.031   273.436    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.436    
                         arrival time                        -276.934    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.487ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.122ns  (logic 0.704ns (33.177%)  route 1.418ns (66.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    4.827ns = ( 274.827 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.305   274.827    vpu_hsa/p_0_out
    SLICE_X39Y92         FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456   275.283 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.995   276.278    vpu_hsa/result[4]__0[6]
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.124   276.402 r  vpu_hsa/uart_data_frame[6]_i_2/O
                         net (fo=1, routed)           0.423   276.825    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124   276.949 r  vpu_hsa/uart_data_frame[6]_i_1/O
                         net (fo=1, routed)           0.000   276.949    vpu_hsa_n_12
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.228   273.385    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)        0.077   273.462    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -276.949    
  -------------------------------------------------------------------
                         slack                                 -3.487    

Slack (VIOLATED) :        -3.476ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.942ns  (logic 0.704ns (36.243%)  route 1.238ns (63.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 273.674 - 271.111 ) 
    Source Clock Delay      (SCD):    4.995ns = ( 274.995 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.474   274.995    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   275.451 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.822   276.273    vpu_hsa/result[6]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I1_O)        0.124   276.397 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.416   276.813    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.124   276.937 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000   276.937    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499   273.674    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.610    
                         clock uncertainty           -0.228   273.383    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)        0.079   273.462    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.462    
                         arrival time                        -276.937    
  -------------------------------------------------------------------
                         slack                                 -3.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.567%)  route 0.638ns (77.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.638     1.467    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.512 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.512    UART_RECEIVER_n_1
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.092     1.325    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.540%)  route 0.639ns (77.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.639     1.468    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.513    UART_RECEIVER_n_2
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.228     1.233    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.091     1.324    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.665%)  route 0.264ns (53.335%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.543     1.487    vpu_hsa/p_0_out
    SLICE_X49Y105        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.210     1.838    vpu_hsa/result[4]__0[12]
    SLICE_X42Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.883 f  vpu_hsa/uart_data_frame[12]_i_3/O
                         net (fo=1, routed)           0.054     1.937    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.921    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.121     1.358    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.231ns (59.758%)  route 0.156ns (40.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.645     1.590    vpu_hsa/p_0_out
    SLICE_X29Y106        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.058     1.789    vpu_hsa/result[4]__0[13]
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  vpu_hsa/uart_data_frame[13]_i_2/O
                         net (fo=1, routed)           0.097     1.931    vpu_hsa/uart_data_frame[13]_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     1.976    vpu_hsa_n_9
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.836     0.926    clk_uart
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     1.014    
                         clock uncertainty            0.228     1.242    
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.092     1.334    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.126%)  route 0.166ns (41.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.656     1.601    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.057     1.799    vpu_hsa/result[2]__0[9]
    SLICE_X28Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.109     1.953    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    vpu_hsa_n_10
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.092     1.333    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.854%)  route 0.220ns (54.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.651     1.595    vpu_hsa/p_0_out
    SLICE_X29Y99         FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/Q
                         net (fo=1, routed)           0.220     1.956    vpu_hsa/result[5]__0[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.837     0.927    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.015    
                         clock uncertainty            0.228     1.243    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.335    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.335    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.981%)  route 0.268ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.603     1.547    vpu_hsa/p_0_out
    SLICE_X31Y107        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/Q
                         net (fo=1, routed)           0.268     1.956    vpu_hsa/result[0]__0[11]
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.228     1.241    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.092     1.333    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.334%)  route 0.172ns (42.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.715     1.659    vpu_hsa/p_0_out
    SLICE_X47Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.054     1.854    vpu_hsa/result[0]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.118     2.017    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.091     1.323    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.748%)  route 0.457ns (64.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.414     1.359    vpu_hsa/p_0_out
    SLICE_X60Y104        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164     1.523 r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/Q
                         net (fo=1, routed)           0.405     1.927    vpu_hsa/result[2]__0[4]
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  vpu_hsa/uart_data_frame[4]_i_2/O
                         net (fo=1, routed)           0.052     2.024    vpu_hsa/uart_data_frame[4]_i_2_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  vpu_hsa/uart_data_frame[4]_i_1/O
                         net (fo=1, routed)           0.000     2.069    vpu_hsa_n_5
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.922    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     1.330    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.183%)  route 0.248ns (51.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.700     1.644    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.114     1.899    vpu_hsa/result[7]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.134     2.078    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.123 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.832     0.922    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.359    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       56.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.819ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.952ns (8.979%)  route 9.651ns (91.021%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.433    13.303    UART_RECEIVER_n_84
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_CE)      -0.205    70.122    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         70.122    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 56.819    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.962ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 0.952ns (9.101%)  route 9.509ns (90.899%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.291    13.161    UART_RECEIVER_n_84
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_CE)      -0.205    70.123    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         70.123    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                 56.962    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.193ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 0.952ns (9.271%)  route 9.317ns (90.729%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.099    12.969    UART_RECEIVER_n_84
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X42Y109        FDRE (Setup_fdre_C_CE)      -0.169    70.162    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         70.162    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 57.193    

Slack (MET) :             57.229ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 0.952ns (9.549%)  route 9.018ns (90.451%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.814    12.670    UART_RECEIVER_n_131
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.429    69.899    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         69.899    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 57.229    

Slack (MET) :             57.369ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.952ns (9.686%)  route 8.877ns (90.314%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.673    12.529    UART_RECEIVER_n_131
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    69.898    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         69.898    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 57.369    

Slack (MET) :             57.374ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.952ns (9.454%)  route 9.118ns (90.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 70.340 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          1.900    12.770    UART_RECEIVER_n_84
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.498    70.340    clk_uart
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.117    70.457    
                         clock uncertainty           -0.108    70.349    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.205    70.144    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.144    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 57.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART_RECEIVER/frame_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            recv_drop_byte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.555     0.685    UART_RECEIVER/clk_uart
    SLICE_X39Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.826 r  UART_RECEIVER/frame_ready_reg/Q
                         net (fo=14, routed)          0.125     0.950    UART_RECEIVER/frame_ready
    SLICE_X38Y116        LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  UART_RECEIVER/recv_drop_byte_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_86
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/C
                         clock pessimism             -0.216     0.701    
                         clock uncertainty            0.108     0.809    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.930    recv_drop_byte_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 weights_filled_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[21]/Q
                         net (fo=2, routed)           0.114     0.946    UART_RECEIVER/weights_filled[21]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.991 r  UART_RECEIVER/weights_filled[21]_i_1/O
                         net (fo=1, routed)           0.000     0.991    UART_RECEIVER_n_168
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.091     0.890    weights_filled_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 weights_filled_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     0.853 r  weights_filled_reg[13]/Q
                         net (fo=2, routed)           0.126     0.979    UART_RECEIVER/weights_filled[13]
    SLICE_X30Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.024 r  UART_RECEIVER/weights_filled[13]_i_1/O
                         net (fo=1, routed)           0.000     1.024    UART_RECEIVER_n_167
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.121     0.918    weights_filled_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.771%)  route 0.136ns (42.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.136     0.965    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.010 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.010    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/C
                         clock pessimism             -0.214     0.704    
                         clock uncertainty            0.108     0.812    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.904    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[4]/Q
                         net (fo=2, routed)           0.122     0.952    UART_RECEIVER/weights_filled[4]
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  UART_RECEIVER/weights_filled[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    UART_RECEIVER_n_158
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.092     0.889    weights_filled_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  weights_filled_reg[41]/Q
                         net (fo=2, routed)           0.122     0.951    UART_RECEIVER/weights_filled[41]
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  UART_RECEIVER/weights_filled[41]_i_1/O
                         net (fo=1, routed)           0.000     0.996    UART_RECEIVER_n_147
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
                         clock pessimism             -0.229     0.688    
                         clock uncertainty            0.108     0.796    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.092     0.888    weights_filled_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[40]/Q
                         net (fo=2, routed)           0.122     0.954    UART_RECEIVER/weights_filled[40]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.999 r  UART_RECEIVER/weights_filled[40]_i_1/O
                         net (fo=1, routed)           0.000     0.999    UART_RECEIVER_n_139
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.092     0.891    weights_filled_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.237%)  route 0.139ns (42.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.139     0.968    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.013 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1/O
                         net (fo=1, routed)           0.000     1.013    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.214     0.704    
                         clock uncertainty            0.108     0.812    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.904    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.438%)  route 0.191ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X43Y119        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/Q
                         net (fo=5, routed)           0.191     1.016    UART_RECEIVER/data_byte[3]
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    UART_RECEIVER/clk_uart
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/C
                         clock pessimism             -0.194     0.722    
                         clock uncertainty            0.108     0.830    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.072     0.902    UART_RECEIVER/data_frame_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 weights_filled_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[61]/Q
                         net (fo=2, routed)           0.131     0.961    UART_RECEIVER/weights_filled[61]
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  UART_RECEIVER/weights_filled[61]_i_1/O
                         net (fo=1, routed)           0.000     1.006    UART_RECEIVER_n_173
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.092     0.889    weights_filled_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          394  Failing Endpoints,  Worst Slack       -1.094ns,  Total Violation     -150.375ns
Hold  :         1152  Failing Endpoints,  Worst Slack       -0.824ns,  Total Violation     -340.999ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.623ns  (logic 0.864ns (8.979%)  route 8.759ns (91.021%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 15.215 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 f  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 f  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         2.665     6.932    vpu_hsa/act_col_ix[2]
    SLICE_X12Y109        LUT4 (Prop_lut4_I0_O)        0.146     7.078 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7/O
                         net (fo=8, routed)           5.248    12.326    vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_7_n_0
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.934    12.999    vpu_hsa/clk100
    SLICE_X12Y107        LUT5 (Prop_lut5_I0_O)        0.100    13.099 r  vpu_hsa/row[7].col[1].left_latches_reg[7][1]_i_1/O
                         net (fo=8, routed)           2.116    15.215    vpu_hsa/p_6_out
    DSP48_X2Y32          DSP48E1                                      r  vpu_hsa/row[2].col[1].left_latches_reg[2][1]/CLK
                         clock pessimism              0.020    15.235    
                         clock uncertainty           -0.077    15.158    
    DSP48_X2Y32          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.926    11.232    vpu_hsa/row[2].col[1].left_latches_reg[2][1]
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                         -12.326    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.087ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.413ns  (logic 4.180ns (56.387%)  route 3.233ns (43.613%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 14.159 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[10])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[10]
                         net (fo=1, routed)           2.273    15.131    vpu_hsa/uart_data_frame[10]_i_2_psdsp_n
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.069    14.159    vpu_hsa/p_0_out
    SLICE_X15Y101        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp/C
                         clock pessimism              0.020    14.179    
                         clock uncertainty           -0.077    14.102    
    SLICE_X15Y101        FDRE (Setup_fdre_C_D)       -0.058    14.044    vpu_hsa/uart_data_frame[10]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         14.044    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                 -1.087    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.404ns  (logic 4.180ns (56.453%)  route 3.224ns (43.547%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.282ns = ( 14.282 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[9]
                         net (fo=1, routed)           2.264    15.123    vpu_hsa/uart_data_frame[9]_i_3_psdsp_n_1
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.192    14.282    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.302    
                         clock uncertainty           -0.077    14.225    
    SLICE_X29Y110        FDRE (Setup_fdre_C_D)       -0.075    14.150    vpu_hsa/uart_data_frame[9]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                         -15.123    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.971ns  (required time - arrival time)
  Source:                 vpu_hsa/row[2].col[7].mac/weight_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        7.184ns  (logic 4.180ns (58.188%)  route 3.004ns (41.812%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.055ns = ( 14.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.718ns = ( 7.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     7.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459     4.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     5.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     6.085 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.633     7.718    vpu_hsa/row[2].col[7].mac/clk100
    SLICE_X66Y95         FDRE                                         r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y95         FDRE (Prop_fdre_C_Q)         0.524     8.242 r  vpu_hsa/row[2].col[7].mac/weight_reg[2]/Q
                         net (fo=1, routed)           0.960     9.203    vpu_hsa/row[2].col[7].mac_n_13
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_B[2]_P[14])
                                                      3.656    12.859 r  vpu_hsa/row[2].col[7].left_latches_reg[2][7]/P[14]
                         net (fo=1, routed)           2.043    14.902    vpu_hsa/uart_data_frame[14]_i_3_psdsp_n_1
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.965    14.055    vpu_hsa/p_0_out
    SLICE_X44Y110        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.075    
                         clock uncertainty           -0.077    13.998    
    SLICE_X44Y110        FDRE (Setup_fdre_C_D)       -0.067    13.931    vpu_hsa/uart_data_frame[14]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.931    
                         arrival time                         -14.902    
  -------------------------------------------------------------------
                         slack                                 -0.971    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 act_col_ix_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.468ns  (logic 4.683ns (37.559%)  route 7.785ns (62.441%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.323ns = ( 14.323 - 10.000 ) 
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.618     2.703    clk100
    SLICE_X45Y108        FDRE                                         r  act_col_ix_tristate_oe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.419     3.122 r  act_col_ix_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           0.846     3.968    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_0[2]
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.299     4.267 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_20/O
                         net (fo=136, routed)         1.676     5.944    vpu_hsa/act_col_ix[2]
    SLICE_X58Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.068 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_5/O
                         net (fo=8, routed)           2.875     8.943    vpu_hsa/A[12]
    DSP48_X0Y31          DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841    12.784 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]/P[5]
                         net (fo=1, routed)           2.388    15.171    vpu_hsa/uart_data_frame[5]_i_2_psdsp_n_1
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.925    12.990    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.100    13.090 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.233    14.323    vpu_hsa/p_0_out
    SLICE_X43Y113        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp_1/C
                         clock pessimism              0.020    14.343    
                         clock uncertainty           -0.077    14.266    
    SLICE_X43Y113        FDRE (Setup_fdre_C_D)       -0.058    14.208    vpu_hsa/uart_data_frame[5]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.208    
                         arrival time                         -15.171    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.940ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 0.608ns (11.302%)  route 4.771ns (88.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 7.563 - 5.000 ) 
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.616     2.701    clk100
    SLICE_X47Y109        FDRE                                         r  weight_col_ix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y109        FDRE (Prop_fdre_C_Q)         0.456     3.157 r  weight_col_ix_reg[1]/Q
                         net (fo=8, routed)           1.410     4.567    vpu_hsa/weight_reg[15]_0[1]
    SLICE_X35Y99         LUT4 (Prop_lut4_I0_O)        0.152     4.719 r  vpu_hsa/weight[15]_i_1__2/O
                         net (fo=128, routed)         3.361     8.080    vpu_hsa/row[4].col[2].mac/E[0]
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.498     7.563    vpu_hsa/row[4].col[2].mac/clk100
    SLICE_X58Y70         FDRE                                         r  vpu_hsa/row[4].col[2].mac/weight_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.020     7.583    
                         clock uncertainty           -0.077     7.506    
    SLICE_X58Y70         FDRE (Setup_fdre_C_CE)      -0.366     7.140    vpu_hsa/row[4].col[2].mac/weight_reg[1]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 -0.940    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 wEn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 0.606ns (11.242%)  route 4.784ns (88.758%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 7.571 - 5.000 ) 
    Source Clock Delay      (SCD):    2.704ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.619     2.704    clk100
    SLICE_X43Y106        FDRE                                         r  wEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     3.160 r  wEn_reg/Q
                         net (fo=8, routed)           1.452     4.612    vpu_hsa/weight_reg[15]
    SLICE_X34Y99         LUT4 (Prop_lut4_I2_O)        0.150     4.762 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.333     8.094    vpu_hsa/row[6].col[7].mac/E[0]
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.507     7.571    vpu_hsa/row[6].col[7].mac/clk100
    SLICE_X13Y142        FDRE                                         r  vpu_hsa/row[6].col[7].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.100     7.671    
                         clock uncertainty           -0.077     7.594    
    SLICE_X13Y142        FDRE (Setup_fdre_C_CE)      -0.406     7.188    vpu_hsa/row[6].col[7].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_153_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_143_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_142_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_141_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_140_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_139_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_138_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_137_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_136_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    

Slack (VIOLATED) :        -0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.217ns
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.066     3.130    vpu_hsa/clk100
    SLICE_X12Y108        LUT5 (Prop_lut5_I1_O)        0.100     3.230 r  vpu_hsa/row[7].col[2].left_latches_reg[7][2]_i_1/O
                         net (fo=8, routed)           0.577     3.807    vpu_hsa/p_5_out
    DSP48_X0Y43          DSP48E1                                      r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y43          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.233 r  vpu_hsa/row[0].col[2].left_latches_reg[0][2]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.235    vpu_hsa/row[0].col[2].left_latches_reg_n_135_[0][2]
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.294     3.378    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124     3.502 r  vpu_hsa/row[7].col[3].left_latches_reg[7][3]_i_1/O
                         net (fo=8, routed)           1.715     5.217    vpu_hsa/p_4_out
    DSP48_X0Y44          DSP48E1                                      r  vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
                         clock pessimism             -0.020     5.197    
                         clock uncertainty            0.077     5.274    
    DSP48_X0Y44          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.059    vpu_hsa/row[0].col[3].left_latches_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -5.059    
                         arrival time                           4.235    
  -------------------------------------------------------------------
                         slack                                 -0.824    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          370  Failing Endpoints,  Worst Slack       -2.014ns,  Total Violation     -603.999ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -2.014ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.739    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.739    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.014    

Slack (VIOLATED) :        -1.999ns  (required time - arrival time)
  Source:                 weights_sram_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.491ns  (logic 1.017ns (40.828%)  route 1.474ns (59.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X54Y101        FDRE                                         r  weights_sram_reg[0][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478   342.062 r  weights_sram_reg[0][5][3]/Q
                         net (fo=1, routed)           0.703   342.765    weights_sram_reg_n_0_[0][5][3]
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.301   343.066 r  weight_col_bus[5][3]_i_2/O
                         net (fo=1, routed)           0.000   343.066    weight_col_bus[5][3]_i_2_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   343.304 r  weight_col_bus_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.770   344.075    weight_col_bus_reg[5][3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.228   342.263    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.187   342.076    weight_col_bus_reg[5][3]
  -------------------------------------------------------------------
                         required time                        342.076    
                         arrival time                        -344.075    
  -------------------------------------------------------------------
                         slack                                 -1.999    

Slack (VIOLATED) :        -1.974ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.464ns  (logic 0.859ns (34.865%)  route 1.605ns (65.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 342.567 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.624   341.598    clk_uart
    SLICE_X34Y103        FDRE                                         r  weights_sram_reg[5][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518   342.116 r  weights_sram_reg[5][0][10]/Q
                         net (fo=1, routed)           0.669   342.785    weights_sram_reg_n_0_[5][0][10]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124   342.909 r  weight_col_bus[0][10]_i_3/O
                         net (fo=1, routed)           0.000   342.909    weight_col_bus[0][10]_i_3_n_0
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.126 r  weight_col_bus_reg[0][10]_i_1/O
                         net (fo=1, routed)           0.936   344.062    weight_col_bus_reg[0][10]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.503   342.567    clk100
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/C
                         clock pessimism             -0.064   342.503    
                         clock uncertainty           -0.228   342.276    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.188   342.088    weight_col_bus_reg[0][10]
  -------------------------------------------------------------------
                         required time                        342.088    
                         arrival time                        -344.062    
  -------------------------------------------------------------------
                         slack                                 -1.974    

Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 weights_sram_reg[7][5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.418ns  (logic 0.859ns (35.522%)  route 1.559ns (64.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 342.552 - 340.000 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 341.585 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.611   341.585    clk_uart
    SLICE_X56Y102        FDRE                                         r  weights_sram_reg[7][5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   342.103 r  weights_sram_reg[7][5][15]/Q
                         net (fo=1, routed)           0.815   342.917    weights_sram_reg_n_0_[7][5][15]
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124   343.041 r  weight_col_bus[5][15]_i_3/O
                         net (fo=1, routed)           0.000   343.041    weight_col_bus[5][15]_i_3_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.258 r  weight_col_bus_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.744   344.003    weight_col_bus_reg[5][15]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.488   342.552    clk100
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/C
                         clock pessimism             -0.064   342.488    
                         clock uncertainty           -0.228   342.261    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)       -0.205   342.056    weight_col_bus_reg[5][15]
  -------------------------------------------------------------------
                         required time                        342.056    
                         arrival time                        -344.003    
  -------------------------------------------------------------------
                         slack                                 -1.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.390ns (69.183%)  route 0.174ns (30.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.174     1.253    act_value0[4]
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.830     0.920    clk100
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.002     1.238    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.388ns (57.366%)  route 0.288ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.288     1.367    act_value0[9]
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.072     1.309    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.388ns (57.299%)  route 0.289ns (42.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y107        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.289     1.368    act_value0[15]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.066     1.303    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.386ns (56.801%)  route 0.294ns (43.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.077 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.294     1.370    act_value0[11]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.066     1.305    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.394ns (64.141%)  route 0.220ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.220     1.303    act_value0[2]
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)        -0.001     1.237    act_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.478ns (69.370%)  route 0.211ns (30.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.169 r  acts_sram_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.211     1.380    act_value0[7]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.076     1.313    act_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.394ns (63.245%)  route 0.229ns (36.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.085 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.229     1.314    act_value0[8]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)        -0.001     1.238    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 weights_sram_reg[0][6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.319ns (42.124%)  route 0.438ns (57.876%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    clk_uart
    SLICE_X54Y113        FDRE                                         r  weights_sram_reg[0][6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.148     0.832 r  weights_sram_reg[0][6][6]/Q
                         net (fo=1, routed)           0.438     1.270    weights_sram_reg_n_0_[0][6][6]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.098     1.368 r  weight_col_bus[6][6]_i_2/O
                         net (fo=1, routed)           0.000     1.368    weight_col_bus[6][6]_i_2_n_0
    SLICE_X56Y112        MUXF7 (Prop_muxf7_I0_O)      0.073     1.441 r  weight_col_bus_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.441    weight_col_bus_reg[6][6]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.825     0.915    clk100
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/C
                         clock pessimism              0.089     1.003    
                         clock uncertainty            0.228     1.231    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.134     1.365    weight_col_bus_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.390ns (62.754%)  route 0.231ns (37.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.081 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.231     1.312    act_value0[10]
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.228     1.237    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)        -0.002     1.235    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.299ns (39.524%)  route 0.458ns (60.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.565     0.695    clk_uart
    SLICE_X33Y106        FDRE                                         r  weights_sram_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128     0.823 r  weights_sram_reg[1][0][7]/Q
                         net (fo=1, routed)           0.458     1.280    weights_sram_reg_n_0_[1][0][7]
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.098     1.378 r  weight_col_bus[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.378    weight_col_bus[0][7]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.073     1.451 r  weight_col_bus_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.451    weight_col_bus_reg[0][7]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          370  Failing Endpoints,  Worst Slack       -2.011ns,  Total Violation     -602.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[1]_rep/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -2.011ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.169ns  (logic 0.580ns (26.740%)  route 1.589ns (73.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X47Y116        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y116        FDRE (Prop_fdre_C_Q)         0.456   342.040 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.613   342.653    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]_0
    SLICE_X47Y116        LUT2 (Prop_lut2_I0_O)        0.124   342.777 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=227, routed)         0.976   343.753    UART_RECEIVER_n_0
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X46Y116        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X46Y116        FDRE (Setup_fdre_C_R)       -0.524   341.742    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.742    
                         arrival time                        -343.753    
  -------------------------------------------------------------------
                         slack                                 -2.011    

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 weights_sram_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.491ns  (logic 1.017ns (40.828%)  route 1.474ns (59.172%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 342.554 - 340.000 ) 
    Source Clock Delay      (SCD):    2.695ns = ( 341.584 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.610   341.584    clk_uart
    SLICE_X54Y101        FDRE                                         r  weights_sram_reg[0][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478   342.062 r  weights_sram_reg[0][5][3]/Q
                         net (fo=1, routed)           0.703   342.765    weights_sram_reg_n_0_[0][5][3]
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.301   343.066 r  weight_col_bus[5][3]_i_2/O
                         net (fo=1, routed)           0.000   343.066    weight_col_bus[5][3]_i_2_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I0_O)      0.238   343.304 r  weight_col_bus_reg[5][3]_i_1/O
                         net (fo=1, routed)           0.770   344.075    weight_col_bus_reg[5][3]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.490   342.554    clk100
    SLICE_X56Y101        FDRE                                         r  weight_col_bus_reg[5][3]/C
                         clock pessimism             -0.064   342.490    
                         clock uncertainty           -0.224   342.266    
    SLICE_X56Y101        FDRE (Setup_fdre_C_D)       -0.187   342.079    weight_col_bus_reg[5][3]
  -------------------------------------------------------------------
                         required time                        342.079    
                         arrival time                        -344.075    
  -------------------------------------------------------------------
                         slack                                 -1.995    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 weights_sram_reg[5][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.464ns  (logic 0.859ns (34.865%)  route 1.605ns (65.135%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 342.567 - 340.000 ) 
    Source Clock Delay      (SCD):    2.709ns = ( 341.598 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.624   341.598    clk_uart
    SLICE_X34Y103        FDRE                                         r  weights_sram_reg[5][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.518   342.116 r  weights_sram_reg[5][0][10]/Q
                         net (fo=1, routed)           0.669   342.785    weights_sram_reg_n_0_[5][0][10]
    SLICE_X32Y102        LUT6 (Prop_lut6_I3_O)        0.124   342.909 r  weight_col_bus[0][10]_i_3/O
                         net (fo=1, routed)           0.000   342.909    weight_col_bus[0][10]_i_3_n_0
    SLICE_X32Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.126 r  weight_col_bus_reg[0][10]_i_1/O
                         net (fo=1, routed)           0.936   344.062    weight_col_bus_reg[0][10]_i_1_n_0
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.503   342.567    clk100
    SLICE_X38Y102        FDRE                                         r  weight_col_bus_reg[0][10]/C
                         clock pessimism             -0.064   342.503    
                         clock uncertainty           -0.224   342.279    
    SLICE_X38Y102        FDRE (Setup_fdre_C_D)       -0.188   342.091    weight_col_bus_reg[0][10]
  -------------------------------------------------------------------
                         required time                        342.091    
                         arrival time                        -344.062    
  -------------------------------------------------------------------
                         slack                                 -1.970    

Slack (VIOLATED) :        -1.944ns  (required time - arrival time)
  Source:                 weights_sram_reg[7][5][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.418ns  (logic 0.859ns (35.522%)  route 1.559ns (64.478%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 342.552 - 340.000 ) 
    Source Clock Delay      (SCD):    2.696ns = ( 341.585 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.611   341.585    clk_uart
    SLICE_X56Y102        FDRE                                         r  weights_sram_reg[7][5][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDRE (Prop_fdre_C_Q)         0.518   342.103 r  weights_sram_reg[7][5][15]/Q
                         net (fo=1, routed)           0.815   342.917    weights_sram_reg_n_0_[7][5][15]
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124   343.041 r  weight_col_bus[5][15]_i_3/O
                         net (fo=1, routed)           0.000   343.041    weight_col_bus[5][15]_i_3_n_0
    SLICE_X55Y102        MUXF7 (Prop_muxf7_I1_O)      0.217   343.258 r  weight_col_bus_reg[5][15]_i_1/O
                         net (fo=1, routed)           0.744   344.003    weight_col_bus_reg[5][15]_i_1_n_0
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        1.488   342.552    clk100
    SLICE_X54Y103        FDRE                                         r  weight_col_bus_reg[5][15]/C
                         clock pessimism             -0.064   342.488    
                         clock uncertainty           -0.224   342.264    
    SLICE_X54Y103        FDRE (Setup_fdre_C_D)       -0.205   342.059    weight_col_bus_reg[5][15]
  -------------------------------------------------------------------
                         required time                        342.059    
                         arrival time                        -344.003    
  -------------------------------------------------------------------
                         slack                                 -1.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.390ns (69.183%)  route 0.174ns (30.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.079 r  acts_sram_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.174     1.253    act_value0[4]
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.830     0.920    clk100
    SLICE_X47Y107        FDRE                                         r  act_value_reg[4]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X47Y107        FDRE (Hold_fdre_C_D)         0.002     1.234    act_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.388ns (57.366%)  route 0.288ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.288     1.367    act_value0[9]
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y107        FDRE                                         r  act_value_reg[9]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.072     1.305    act_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.388ns (57.299%)  route 0.289ns (42.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y107        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.079 r  acts_sram_reg_0_7_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.289     1.368    act_value0[15]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[15]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.066     1.299    act_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.386ns (56.801%)  route 0.294ns (43.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.077 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.294     1.370    act_value0[11]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)         0.066     1.301    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.394ns (64.141%)  route 0.220ns (35.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X46Y107        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.083 r  acts_sram_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.220     1.303    act_value0[2]
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.922    clk100
    SLICE_X43Y106        FDRE                                         r  act_value_reg[2]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)        -0.001     1.233    act_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.478ns (69.370%)  route 0.211ns (30.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.169 r  acts_sram_reg_0_7_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.211     1.380    act_value0[7]
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X45Y109        FDRE                                         r  act_value_reg[7]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.076     1.309    act_value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.394ns (63.245%)  route 0.229ns (36.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.085 r  acts_sram_reg_0_7_6_11/RAMB/O
                         net (fo=1, routed)           0.229     1.314    act_value0[8]
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.833     0.923    clk100
    SLICE_X41Y109        FDRE                                         r  act_value_reg[8]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X41Y109        FDRE (Hold_fdre_C_D)        -0.001     1.234    act_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 weights_sram_reg[0][6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.319ns (42.124%)  route 0.438ns (57.876%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    clk_uart
    SLICE_X54Y113        FDRE                                         r  weights_sram_reg[0][6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y113        FDRE (Prop_fdre_C_Q)         0.148     0.832 r  weights_sram_reg[0][6][6]/Q
                         net (fo=1, routed)           0.438     1.270    weights_sram_reg_n_0_[0][6][6]
    SLICE_X56Y112        LUT6 (Prop_lut6_I5_O)        0.098     1.368 r  weight_col_bus[6][6]_i_2/O
                         net (fo=1, routed)           0.000     1.368    weight_col_bus[6][6]_i_2_n_0
    SLICE_X56Y112        MUXF7 (Prop_muxf7_I0_O)      0.073     1.441 r  weight_col_bus_reg[6][6]_i_1/O
                         net (fo=1, routed)           0.000     1.441    weight_col_bus_reg[6][6]_i_1_n_0
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.825     0.915    clk100
    SLICE_X56Y112        FDRE                                         r  weight_col_bus_reg[6][6]/C
                         clock pessimism              0.089     1.003    
                         clock uncertainty            0.224     1.227    
    SLICE_X56Y112        FDRE (Hold_fdre_C_D)         0.134     1.361    weight_col_bus_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.390ns (62.754%)  route 0.231ns (37.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X42Y108        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y108        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.081 r  acts_sram_reg_0_7_6_11/RAMC/O
                         net (fo=1, routed)           0.231     1.312    act_value0[10]
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.831     0.921    clk100
    SLICE_X43Y108        FDRE                                         r  act_value_reg[10]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X43Y108        FDRE (Hold_fdre_C_D)        -0.002     1.231    act_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.299ns (39.524%)  route 0.458ns (60.476%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.695ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.565     0.695    clk_uart
    SLICE_X33Y106        FDRE                                         r  weights_sram_reg[1][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.128     0.823 r  weights_sram_reg[1][0][7]/Q
                         net (fo=1, routed)           0.458     1.280    weights_sram_reg_n_0_[1][0][7]
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.098     1.378 r  weight_col_bus[0][7]_i_2/O
                         net (fo=1, routed)           0.000     1.378    weight_col_bus[0][7]_i_2_n_0
    SLICE_X34Y108        MUXF7 (Prop_muxf7_I0_O)      0.073     1.451 r  weight_col_bus_reg[0][7]_i_1/O
                         net (fo=1, routed)           0.000     1.451    weight_col_bus_reg[0][7]_i_1_n_0
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.834     0.924    clk100
    SLICE_X34Y108        FDRE                                         r  weight_col_bus_reg[0][7]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X34Y108        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           18  Failing Endpoints,  Worst Slack       -3.804ns,  Total Violation      -60.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.804ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.124ns  (logic 0.766ns (36.057%)  route 1.358ns (63.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 273.669 - 271.111 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 275.093 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.572   275.093    vpu_hsa/p_0_out
    SLICE_X42Y115        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.518   275.611 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/Q
                         net (fo=1, routed)           0.913   276.524    vpu_hsa/result[0]__0[5]
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124   276.648 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.446   277.094    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X44Y113        LUT5 (Prop_lut5_I3_O)        0.124   277.218 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000   277.218    vpu_hsa_n_13
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494   273.669    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.605    
                         clock uncertainty           -0.224   273.381    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.032   273.413    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.413    
                         arrival time                        -277.217    
  -------------------------------------------------------------------
                         slack                                 -3.804    

Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.098ns  (logic 0.704ns (33.558%)  route 1.394ns (66.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 273.678 - 271.111 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 275.027 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.506   275.027    vpu_hsa/p_0_out
    SLICE_X33Y97         FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456   275.483 r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/Q
                         net (fo=1, routed)           0.633   276.117    vpu_hsa/result[2]__0[11]
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.124   276.241 r  vpu_hsa/uart_data_frame[11]_i_2/O
                         net (fo=1, routed)           0.760   277.001    vpu_hsa/uart_data_frame[11]_i_2_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124   277.125 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   277.125    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.503   273.678    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.614    
                         clock uncertainty           -0.224   273.390    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031   273.421    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.421    
                         arrival time                        -277.125    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.255ns  (logic 0.890ns (39.461%)  route 1.365ns (60.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 273.681 - 271.111 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 274.848 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.327   274.848    vpu_hsa/p_0_out
    SLICE_X46Y102        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518   275.366 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.403   275.769    vpu_hsa/result[2]__0[2]
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124   275.893 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.652   276.545    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124   276.669 f  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.310   276.980    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124   277.104 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.104    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.506   273.681    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.617    
                         clock uncertainty           -0.224   273.393    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032   273.425    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.425    
                         arrival time                        -277.104    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.698ns  (logic 0.828ns (30.692%)  route 1.870ns (69.308%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 273.672 - 271.111 ) 
    Source Clock Delay      (SCD):    4.379ns = ( 274.379 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.858   274.379    vpu_hsa/p_0_out
    SLICE_X59Y108        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.456   274.835 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.622   275.458    vpu_hsa/result[3]__0[12]
    SLICE_X59Y108        LUT5 (Prop_lut5_I1_O)        0.124   275.582 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.961   276.543    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I4_O)        0.124   276.667 r  vpu_hsa/uart_data_frame[12]_i_2/O
                         net (fo=1, routed)           0.286   276.953    vpu_hsa/uart_data_frame[12]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.124   277.077 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   277.077    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497   273.672    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.608    
                         clock uncertainty           -0.224   273.384    
    SLICE_X42Y109        FDRE (Setup_fdre_C_D)        0.081   273.465    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -277.077    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.997ns  (logic 0.704ns (35.256%)  route 1.293ns (64.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 275.022 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.500   275.022    vpu_hsa/p_0_out
    SLICE_X29Y102        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456   275.478 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.955   276.432    vpu_hsa/result[5]__0[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124   276.556 r  vpu_hsa/uart_data_frame[0]_i_2/O
                         net (fo=1, routed)           0.338   276.894    vpu_hsa/uart_data_frame[0]_i_2_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_15
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.224   273.388    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031   273.419    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                        273.419    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.576ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.058ns  (logic 0.828ns (40.239%)  route 1.230ns (59.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 273.701 - 271.111 ) 
    Source Clock Delay      (SCD):    4.964ns = ( 274.964 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.442   274.964    vpu_hsa/p_0_out
    SLICE_X29Y105        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   275.420 r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/Q
                         net (fo=1, routed)           0.924   276.344    vpu_hsa/result[6]__0[10]
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   276.468 r  vpu_hsa/uart_data_frame[10]_i_4/O
                         net (fo=1, routed)           0.151   276.620    vpu_hsa/uart_data_frame[10]_i_4_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.124   276.744 f  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.154   276.898    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   277.022 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000   277.022    vpu_hsa_n_3
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.525   273.701    clk_uart
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.637    
                         clock uncertainty           -0.224   273.413    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.032   273.445    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -277.022    
  -------------------------------------------------------------------
                         slack                                 -3.576    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.935ns  (logic 0.766ns (39.583%)  route 1.169ns (60.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 273.668 - 271.111 ) 
    Source Clock Delay      (SCD):    4.972ns = ( 274.972 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.451   274.972    vpu_hsa/p_0_out
    SLICE_X46Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518   275.490 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.859   276.350    vpu_hsa/result[3]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.124   276.474 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.310   276.783    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.124   276.907 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000   276.907    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493   273.668    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.604    
                         clock uncertainty           -0.224   273.380    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)        0.029   273.409    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.409    
                         arrival time                        -276.907    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.781ns  (logic 0.704ns (39.517%)  route 1.077ns (60.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 273.697 - 271.111 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 275.153 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.631   275.153    vpu_hsa/p_0_out
    SLICE_X29Y93         FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456   275.609 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.798   276.407    vpu_hsa/result[7]__0[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124   276.531 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.279   276.810    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I2_O)        0.124   276.934 r  vpu_hsa/uart_data_frame[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   276.934    vpu_hsa_n_6
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.521   273.697    clk_uart
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.633    
                         clock uncertainty           -0.224   273.409    
    SLICE_X28Y95         FDRE (Setup_fdre_C_D)        0.031   273.440    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.440    
                         arrival time                        -276.934    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.483ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        2.122ns  (logic 0.704ns (33.177%)  route 1.418ns (66.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    4.827ns = ( 274.827 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.305   274.827    vpu_hsa/p_0_out
    SLICE_X39Y92         FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456   275.283 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.995   276.278    vpu_hsa/result[4]__0[6]
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.124   276.402 r  vpu_hsa/uart_data_frame[6]_i_2/O
                         net (fo=1, routed)           0.423   276.825    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124   276.949 r  vpu_hsa/uart_data_frame[6]_i_1/O
                         net (fo=1, routed)           0.000   276.949    vpu_hsa_n_12
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.224   273.388    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)        0.077   273.465    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -276.949    
  -------------------------------------------------------------------
                         slack                                 -3.483    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.942ns  (logic 0.704ns (36.243%)  route 1.238ns (63.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 273.674 - 271.111 ) 
    Source Clock Delay      (SCD):    4.995ns = ( 274.995 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.474   274.995    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   275.451 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.822   276.273    vpu_hsa/result[6]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I1_O)        0.124   276.397 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.416   276.813    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.124   276.937 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000   276.937    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499   273.674    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.610    
                         clock uncertainty           -0.224   273.386    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)        0.079   273.465    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -276.937    
  -------------------------------------------------------------------
                         slack                                 -3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.567%)  route 0.638ns (77.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.638     1.467    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.512 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.512    UART_RECEIVER_n_1
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.092     1.321    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.540%)  route 0.639ns (77.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.639     1.468    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.513    UART_RECEIVER_n_2
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.091     1.320    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.665%)  route 0.264ns (53.335%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.543     1.487    vpu_hsa/p_0_out
    SLICE_X49Y105        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.210     1.838    vpu_hsa/result[4]__0[12]
    SLICE_X42Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.883 f  vpu_hsa/uart_data_frame[12]_i_3/O
                         net (fo=1, routed)           0.054     1.937    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.921    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.121     1.354    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.231ns (59.758%)  route 0.156ns (40.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.645     1.590    vpu_hsa/p_0_out
    SLICE_X29Y106        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.058     1.789    vpu_hsa/result[4]__0[13]
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  vpu_hsa/uart_data_frame[13]_i_2/O
                         net (fo=1, routed)           0.097     1.931    vpu_hsa/uart_data_frame[13]_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     1.976    vpu_hsa_n_9
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.836     0.926    clk_uart
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     1.014    
                         clock uncertainty            0.224     1.238    
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.092     1.330    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.126%)  route 0.166ns (41.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.656     1.601    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.057     1.799    vpu_hsa/result[2]__0[9]
    SLICE_X28Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.109     1.953    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    vpu_hsa_n_10
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.092     1.329    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.854%)  route 0.220ns (54.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.651     1.595    vpu_hsa/p_0_out
    SLICE_X29Y99         FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/Q
                         net (fo=1, routed)           0.220     1.956    vpu_hsa/result[5]__0[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.837     0.927    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.015    
                         clock uncertainty            0.224     1.239    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.331    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.981%)  route 0.268ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.603     1.547    vpu_hsa/p_0_out
    SLICE_X31Y107        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/Q
                         net (fo=1, routed)           0.268     1.956    vpu_hsa/result[0]__0[11]
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.092     1.329    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.334%)  route 0.172ns (42.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.715     1.659    vpu_hsa/p_0_out
    SLICE_X47Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.054     1.854    vpu_hsa/result[0]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.118     2.017    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.091     1.319    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.748%)  route 0.457ns (64.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.414     1.359    vpu_hsa/p_0_out
    SLICE_X60Y104        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164     1.523 r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/Q
                         net (fo=1, routed)           0.405     1.927    vpu_hsa/result[2]__0[4]
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  vpu_hsa/uart_data_frame[4]_i_2/O
                         net (fo=1, routed)           0.052     2.024    vpu_hsa/uart_data_frame[4]_i_2_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  vpu_hsa/uart_data_frame[4]_i_1/O
                         net (fo=1, routed)           0.000     2.069    vpu_hsa_n_5
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.922    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     1.326    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.183%)  route 0.248ns (51.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.700     1.644    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.114     1.899    vpu_hsa/result[7]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.134     2.078    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.123 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.832     0.922    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.355    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.768    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       56.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.819ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 0.952ns (8.979%)  route 9.651ns (91.021%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.433    13.303    UART_RECEIVER_n_84
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_CE)      -0.205    70.122    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         70.122    
                         arrival time                         -13.303    
  -------------------------------------------------------------------
                         slack                                 56.819    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[16]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[16]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.894ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.952ns (9.037%)  route 9.582ns (90.963%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.364    13.234    UART_RECEIVER_n_84
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499    70.341    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y104        FDRE (Setup_fdre_C_CE)      -0.205    70.128    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.128    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 56.894    

Slack (MET) :             56.962ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.461ns  (logic 0.952ns (9.101%)  route 9.509ns (90.899%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.291    13.161    UART_RECEIVER_n_84
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_CE)      -0.205    70.123    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         70.123    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                 56.962    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[18]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[18]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.178ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.248ns  (logic 0.952ns (9.289%)  route 9.296ns (90.711%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.078    12.948    UART_RECEIVER_n_84
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X48Y106        FDRE                                         r  uart_data_frame_reg[19]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X48Y106        FDRE (Setup_fdre_C_CE)      -0.205    70.126    uart_data_frame_reg[19]
  -------------------------------------------------------------------
                         required time                         70.126    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 57.178    

Slack (MET) :             57.193ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 0.952ns (9.271%)  route 9.317ns (90.729%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 70.339 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          2.099    12.969    UART_RECEIVER_n_84
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497    70.339    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.100    70.439    
                         clock uncertainty           -0.108    70.331    
    SLICE_X42Y109        FDRE (Setup_fdre_C_CE)      -0.169    70.162    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         70.162    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                 57.193    

Slack (MET) :             57.229ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.970ns  (logic 0.952ns (9.549%)  route 9.018ns (90.451%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 70.336 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.814    12.670    UART_RECEIVER_n_131
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494    70.336    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.100    70.436    
                         clock uncertainty           -0.108    70.328    
    SLICE_X44Y113        FDRE (Setup_fdre_C_R)       -0.429    69.899    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         69.899    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                 57.229    

Slack (MET) :             57.369ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 0.952ns (9.686%)  route 8.877ns (90.314%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 70.335 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.840    10.732    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I3_O)        0.124    10.856 r  UART_RECEIVER/uart_data_frame[19]_i_1/O
                         net (fo=10, routed)          1.673    12.529    UART_RECEIVER_n_131
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493    70.335    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.100    70.435    
                         clock uncertainty           -0.108    70.327    
    SLICE_X44Y115        FDRE (Setup_fdre_C_R)       -0.429    69.898    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         69.898    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                 57.369    

Slack (MET) :             57.374ns  (required time - arrival time)
  Source:                 UART_RECEIVER/data_frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 0.952ns (9.454%)  route 9.118ns (90.546%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 70.340 - 67.778 ) 
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.615     2.700    UART_RECEIVER/clk_uart
    SLICE_X40Y116        FDRE                                         r  UART_RECEIVER/data_frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.156 r  UART_RECEIVER/data_frame_reg[2]/Q
                         net (fo=71, routed)          4.362     7.518    UART_RECEIVER/Q[2]
    SLICE_X32Y115        LUT6 (Prop_lut6_I5_O)        0.124     7.642 f  UART_RECEIVER/LED[0]_i_5/O
                         net (fo=2, routed)           0.798     8.440    UART_RECEIVER/LED[0]_i_5_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I3_O)        0.124     8.564 r  UART_RECEIVER/uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           1.204     9.768    UART_RECEIVER/uart_data_frame[28]_i_8_n_0
    SLICE_X28Y114        LUT6 (Prop_lut6_I0_O)        0.124     9.892 r  UART_RECEIVER/uart_data_frame[28]_i_3/O
                         net (fo=3, routed)           0.854    10.746    UART_RECEIVER/uart_data_frame[28]_i_3_n_0
    SLICE_X30Y113        LUT6 (Prop_lut6_I0_O)        0.124    10.870 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=24, routed)          1.900    12.770    UART_RECEIVER_n_84
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.498    70.340    clk_uart
    SLICE_X41Y112        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.117    70.457    
                         clock uncertainty           -0.108    70.349    
    SLICE_X41Y112        FDRE (Setup_fdre_C_CE)      -0.205    70.144    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.144    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                 57.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 UART_RECEIVER/frame_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            recv_drop_byte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.896%)  route 0.125ns (40.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.685ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.555     0.685    UART_RECEIVER/clk_uart
    SLICE_X39Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDRE (Prop_fdre_C_Q)         0.141     0.826 r  UART_RECEIVER/frame_ready_reg/Q
                         net (fo=14, routed)          0.125     0.950    UART_RECEIVER/frame_ready
    SLICE_X38Y116        LUT6 (Prop_lut6_I3_O)        0.045     0.995 r  UART_RECEIVER/recv_drop_byte_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_86
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X38Y116        FDRE                                         r  recv_drop_byte_reg/C
                         clock pessimism             -0.216     0.701    
                         clock uncertainty            0.108     0.809    
    SLICE_X38Y116        FDRE (Hold_fdre_C_D)         0.121     0.930    recv_drop_byte_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 weights_filled_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[21]/Q
                         net (fo=2, routed)           0.114     0.946    UART_RECEIVER/weights_filled[21]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.991 r  UART_RECEIVER/weights_filled[21]_i_1/O
                         net (fo=1, routed)           0.000     0.991    UART_RECEIVER_n_168
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[21]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.091     0.890    weights_filled_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 weights_filled_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164     0.853 r  weights_filled_reg[13]/Q
                         net (fo=2, routed)           0.126     0.979    UART_RECEIVER/weights_filled[13]
    SLICE_X30Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.024 r  UART_RECEIVER/weights_filled[13]_i_1/O
                         net (fo=1, routed)           0.000     1.024    UART_RECEIVER_n_167
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X30Y117        FDRE                                         r  weights_filled_reg[13]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.121     0.918    weights_filled_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.771%)  route 0.136ns (42.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.136     0.965    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I1_O)        0.045     1.010 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.010    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame[10]_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]/C
                         clock pessimism             -0.214     0.704    
                         clock uncertainty            0.108     0.812    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.904    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[4]/Q
                         net (fo=2, routed)           0.122     0.952    UART_RECEIVER/weights_filled[4]
    SLICE_X31Y117        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  UART_RECEIVER/weights_filled[4]_i_1/O
                         net (fo=1, routed)           0.000     0.997    UART_RECEIVER_n_158
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X31Y117        FDRE                                         r  weights_filled_reg[4]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X31Y117        FDRE (Hold_fdre_C_D)         0.092     0.889    weights_filled_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  weights_filled_reg[41]/Q
                         net (fo=2, routed)           0.122     0.951    UART_RECEIVER/weights_filled[41]
    SLICE_X33Y118        LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  UART_RECEIVER/weights_filled[41]_i_1/O
                         net (fo=1, routed)           0.000     0.996    UART_RECEIVER_n_147
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.917    clk_uart
    SLICE_X33Y118        FDRE                                         r  weights_filled_reg[41]/C
                         clock pessimism             -0.229     0.688    
                         clock uncertainty            0.108     0.796    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.092     0.888    weights_filled_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.561     0.691    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_filled_reg[40]/Q
                         net (fo=2, routed)           0.122     0.954    UART_RECEIVER/weights_filled[40]
    SLICE_X33Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.999 r  UART_RECEIVER/weights_filled[40]_i_1/O
                         net (fo=1, routed)           0.000     0.999    UART_RECEIVER_n_139
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.830     0.920    clk_uart
    SLICE_X33Y115        FDRE                                         r  weights_filled_reg[40]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X33Y115        FDRE (Hold_fdre_C_D)         0.092     0.891    weights_filled_reg[40]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/send_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.237%)  route 0.139ns (42.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.558     0.688    UART_TRANSMITTER/clk_uart
    SLICE_X52Y103        FDRE                                         r  UART_TRANSMITTER/send_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  UART_TRANSMITTER/send_signal_reg/Q
                         net (fo=6, routed)           0.139     0.968    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[10]_0
    SLICE_X55Y103        LUT5 (Prop_lut5_I2_O)        0.045     1.013 r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1/O
                         net (fo=1, routed)           0.000     1.013    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_i_1_n_0
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X55Y103        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg/C
                         clock pessimism             -0.214     0.704    
                         clock uncertainty            0.108     0.812    
    SLICE_X55Y103        FDRE (Hold_fdre_C_D)         0.092     0.904    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/sending_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.438%)  route 0.191ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.554     0.684    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X43Y119        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[3]/Q
                         net (fo=5, routed)           0.191     1.016    UART_RECEIVER/data_byte[3]
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    UART_RECEIVER/clk_uart
    SLICE_X40Y117        FDRE                                         r  UART_RECEIVER/data_frame_reg[27]/C
                         clock pessimism             -0.194     0.722    
                         clock uncertainty            0.108     0.830    
    SLICE_X40Y117        FDRE (Hold_fdre_C_D)         0.072     0.902    UART_RECEIVER/data_frame_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 weights_filled_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.689ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.559     0.689    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y117        FDRE (Prop_fdre_C_Q)         0.141     0.830 r  weights_filled_reg[61]/Q
                         net (fo=2, routed)           0.131     0.961    UART_RECEIVER/weights_filled[61]
    SLICE_X32Y117        LUT5 (Prop_lut5_I4_O)        0.045     1.006 r  UART_RECEIVER/weights_filled[61]_i_1/O
                         net (fo=1, routed)           0.000     1.006    UART_RECEIVER_n_173
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.827     0.918    clk_uart
    SLICE_X32Y117        FDRE                                         r  weights_filled_reg[61]/C
                         clock pessimism             -0.229     0.689    
                         clock uncertainty            0.108     0.797    
    SLICE_X32Y117        FDRE (Hold_fdre_C_D)         0.092     0.889    weights_filled_reg[61]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           18  Failing Endpoints,  Worst Slack       -3.804ns,  Total Violation      -60.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.804ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.124ns  (logic 0.766ns (36.057%)  route 1.358ns (63.943%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 273.669 - 271.111 ) 
    Source Clock Delay      (SCD):    5.093ns = ( 275.093 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.572   275.093    vpu_hsa/p_0_out
    SLICE_X42Y115        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y115        FDRE (Prop_fdre_C_Q)         0.518   275.611 r  vpu_hsa/uart_data_frame[5]_i_3_psdsp/Q
                         net (fo=1, routed)           0.913   276.524    vpu_hsa/result[0]__0[5]
    SLICE_X44Y110        LUT6 (Prop_lut6_I5_O)        0.124   276.648 r  vpu_hsa/uart_data_frame[5]_i_3/O
                         net (fo=1, routed)           0.446   277.094    vpu_hsa/uart_data_frame[5]_i_3_n_0
    SLICE_X44Y113        LUT5 (Prop_lut5_I3_O)        0.124   277.218 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000   277.218    vpu_hsa_n_13
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.494   273.669    clk_uart
    SLICE_X44Y113        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism             -0.064   273.605    
                         clock uncertainty           -0.224   273.381    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.032   273.413    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                        273.413    
                         arrival time                        -277.217    
  -------------------------------------------------------------------
                         slack                                 -3.804    

Slack (VIOLATED) :        -3.704ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.098ns  (logic 0.704ns (33.558%)  route 1.394ns (66.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.567ns = ( 273.678 - 271.111 ) 
    Source Clock Delay      (SCD):    5.027ns = ( 275.027 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.506   275.027    vpu_hsa/p_0_out
    SLICE_X33Y97         FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456   275.483 r  vpu_hsa/uart_data_frame[11]_i_2_psdsp/Q
                         net (fo=1, routed)           0.633   276.117    vpu_hsa/result[2]__0[11]
    SLICE_X32Y97         LUT6 (Prop_lut6_I0_O)        0.124   276.241 r  vpu_hsa/uart_data_frame[11]_i_2/O
                         net (fo=1, routed)           0.760   277.001    vpu_hsa/uart_data_frame[11]_i_2_n_0
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.124   277.125 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   277.125    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.503   273.678    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.614    
                         clock uncertainty           -0.224   273.390    
    SLICE_X32Y107        FDRE (Setup_fdre_C_D)        0.031   273.421    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.421    
                         arrival time                        -277.125    
  -------------------------------------------------------------------
                         slack                                 -3.704    

Slack (VIOLATED) :        -3.678ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.255ns  (logic 0.890ns (39.461%)  route 1.365ns (60.539%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 273.681 - 271.111 ) 
    Source Clock Delay      (SCD):    4.848ns = ( 274.848 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.327   274.848    vpu_hsa/p_0_out
    SLICE_X46Y102        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.518   275.366 r  vpu_hsa/uart_data_frame[2]_i_4_psdsp/Q
                         net (fo=1, routed)           0.403   275.769    vpu_hsa/result[2]__0[2]
    SLICE_X47Y102        LUT6 (Prop_lut6_I0_O)        0.124   275.893 r  vpu_hsa/uart_data_frame[2]_i_4/O
                         net (fo=1, routed)           0.652   276.545    vpu_hsa/uart_data_frame[2]_i_4_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I0_O)        0.124   276.669 f  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.310   276.980    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X28Y101        LUT6 (Prop_lut6_I5_O)        0.124   277.104 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000   277.104    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.506   273.681    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.617    
                         clock uncertainty           -0.224   273.393    
    SLICE_X28Y101        FDRE (Setup_fdre_C_D)        0.032   273.425    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.425    
                         arrival time                        -277.104    
  -------------------------------------------------------------------
                         slack                                 -3.678    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.698ns  (logic 0.828ns (30.692%)  route 1.870ns (69.308%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 273.672 - 271.111 ) 
    Source Clock Delay      (SCD):    4.379ns = ( 274.379 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.858   274.379    vpu_hsa/p_0_out
    SLICE_X59Y108        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.456   274.835 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp_1/Q
                         net (fo=1, routed)           0.622   275.458    vpu_hsa/result[3]__0[12]
    SLICE_X59Y108        LUT5 (Prop_lut5_I1_O)        0.124   275.582 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.961   276.543    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X42Y109        LUT5 (Prop_lut5_I4_O)        0.124   276.667 r  vpu_hsa/uart_data_frame[12]_i_2/O
                         net (fo=1, routed)           0.286   276.953    vpu_hsa/uart_data_frame[12]_i_2_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I2_O)        0.124   277.077 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   277.077    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.497   273.672    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.608    
                         clock uncertainty           -0.224   273.384    
    SLICE_X42Y109        FDRE (Setup_fdre_C_D)        0.081   273.465    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -277.077    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.599ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.997ns  (logic 0.704ns (35.256%)  route 1.293ns (64.744%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 275.022 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.500   275.022    vpu_hsa/p_0_out
    SLICE_X29Y102        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456   275.478 r  vpu_hsa/uart_data_frame[0]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.955   276.432    vpu_hsa/result[5]__0[0]
    SLICE_X39Y107        LUT6 (Prop_lut6_I3_O)        0.124   276.556 r  vpu_hsa/uart_data_frame[0]_i_2/O
                         net (fo=1, routed)           0.338   276.894    vpu_hsa/uart_data_frame[0]_i_2_n_0
    SLICE_X39Y107        LUT5 (Prop_lut5_I1_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_15
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X39Y107        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.224   273.388    
    SLICE_X39Y107        FDRE (Setup_fdre_C_D)        0.031   273.419    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                        273.419    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.599    

Slack (VIOLATED) :        -3.576ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.058ns  (logic 0.828ns (40.239%)  route 1.230ns (59.761%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 273.701 - 271.111 ) 
    Source Clock Delay      (SCD):    4.964ns = ( 274.964 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.442   274.964    vpu_hsa/p_0_out
    SLICE_X29Y105        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.456   275.420 r  vpu_hsa/uart_data_frame[10]_i_4_psdsp/Q
                         net (fo=1, routed)           0.924   276.344    vpu_hsa/result[6]__0[10]
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   276.468 r  vpu_hsa/uart_data_frame[10]_i_4/O
                         net (fo=1, routed)           0.151   276.620    vpu_hsa/uart_data_frame[10]_i_4_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.124   276.744 f  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.154   276.898    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X13Y99         LUT6 (Prop_lut6_I5_O)        0.124   277.022 r  vpu_hsa/uart_data_frame[10]_i_1/O
                         net (fo=1, routed)           0.000   277.022    vpu_hsa_n_3
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.525   273.701    clk_uart
    SLICE_X13Y99         FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.637    
                         clock uncertainty           -0.224   273.413    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)        0.032   273.445    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -277.022    
  -------------------------------------------------------------------
                         slack                                 -3.576    

Slack (VIOLATED) :        -3.498ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.935ns  (logic 0.766ns (39.583%)  route 1.169ns (60.417%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 273.668 - 271.111 ) 
    Source Clock Delay      (SCD):    4.972ns = ( 274.972 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.451   274.972    vpu_hsa/p_0_out
    SLICE_X46Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y115        FDRE (Prop_fdre_C_Q)         0.518   275.490 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.859   276.350    vpu_hsa/result[3]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I0_O)        0.124   276.474 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.310   276.783    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.124   276.907 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000   276.907    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.493   273.668    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism             -0.064   273.604    
                         clock uncertainty           -0.224   273.380    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)        0.029   273.409    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                        273.409    
                         arrival time                        -276.907    
  -------------------------------------------------------------------
                         slack                                 -3.498    

Slack (VIOLATED) :        -3.494ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.781ns  (logic 0.704ns (39.517%)  route 1.077ns (60.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns = ( 273.697 - 271.111 ) 
    Source Clock Delay      (SCD):    5.153ns = ( 275.153 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.631   275.153    vpu_hsa/p_0_out
    SLICE_X29Y93         FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.456   275.609 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.798   276.407    vpu_hsa/result[7]__0[3]
    SLICE_X28Y95         LUT6 (Prop_lut6_I1_O)        0.124   276.531 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.279   276.810    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X28Y95         LUT6 (Prop_lut6_I2_O)        0.124   276.934 r  vpu_hsa/uart_data_frame[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000   276.934    vpu_hsa_n_6
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.521   273.697    clk_uart
    SLICE_X28Y95         FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.633    
                         clock uncertainty           -0.224   273.409    
    SLICE_X28Y95         FDRE (Setup_fdre_C_D)        0.031   273.440    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.440    
                         arrival time                        -276.934    
  -------------------------------------------------------------------
                         slack                                 -3.494    

Slack (VIOLATED) :        -3.483ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        2.122ns  (logic 0.704ns (33.177%)  route 1.418ns (66.823%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 273.676 - 271.111 ) 
    Source Clock Delay      (SCD):    4.827ns = ( 274.827 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.305   274.827    vpu_hsa/p_0_out
    SLICE_X39Y92         FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456   275.283 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.995   276.278    vpu_hsa/result[4]__0[6]
    SLICE_X37Y108        LUT6 (Prop_lut6_I5_O)        0.124   276.402 r  vpu_hsa/uart_data_frame[6]_i_2/O
                         net (fo=1, routed)           0.423   276.825    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X38Y108        LUT5 (Prop_lut5_I1_O)        0.124   276.949 r  vpu_hsa/uart_data_frame[6]_i_1/O
                         net (fo=1, routed)           0.000   276.949    vpu_hsa_n_12
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.501   273.676    clk_uart
    SLICE_X38Y108        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.612    
                         clock uncertainty           -0.224   273.388    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)        0.077   273.465    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -276.949    
  -------------------------------------------------------------------
                         slack                                 -3.483    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.942ns  (logic 0.704ns (36.243%)  route 1.238ns (63.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 273.674 - 271.111 ) 
    Source Clock Delay      (SCD):    4.995ns = ( 274.995 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        2.313   273.397    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.124   273.521 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.474   274.995    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.456   275.451 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.822   276.273    vpu_hsa/result[6]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I1_O)        0.124   276.397 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.416   276.813    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.124   276.937 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000   276.937    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        1.499   273.674    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.610    
                         clock uncertainty           -0.224   273.386    
    SLICE_X38Y111        FDRE (Setup_fdre_C_D)        0.079   273.465    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.465    
                         arrival time                        -276.937    
  -------------------------------------------------------------------
                         slack                                 -3.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.567%)  route 0.638ns (77.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.638     1.467    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.512 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.512    UART_RECEIVER_n_1
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.092     1.321    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.540%)  route 0.639ns (77.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.558     0.688    clk100
    SLICE_X44Y114        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.141     0.829 r  compute_done_reg/Q
                         net (fo=4, routed)           0.639     1.468    UART_RECEIVER/compute_done
    SLICE_X43Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.513 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.513    UART_RECEIVER_n_2
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.917    clk_uart
    SLICE_X43Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.005    
                         clock uncertainty            0.224     1.229    
    SLICE_X43Y114        FDRE (Hold_fdre_C_D)         0.091     1.320    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.231ns (46.665%)  route 0.264ns (53.335%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.543     1.487    vpu_hsa/p_0_out
    SLICE_X49Y105        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  vpu_hsa/uart_data_frame[12]_i_3_psdsp/Q
                         net (fo=1, routed)           0.210     1.838    vpu_hsa/result[4]__0[12]
    SLICE_X42Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.883 f  vpu_hsa/uart_data_frame[12]_i_3/O
                         net (fo=1, routed)           0.054     1.937    vpu_hsa/uart_data_frame[12]_i_3_n_0
    SLICE_X42Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.982 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vpu_hsa_n_1
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.921    clk_uart
    SLICE_X42Y109        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism              0.089     1.009    
                         clock uncertainty            0.224     1.233    
    SLICE_X42Y109        FDRE (Hold_fdre_C_D)         0.121     1.354    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.231ns (59.758%)  route 0.156ns (40.242%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.645     1.590    vpu_hsa/p_0_out
    SLICE_X29Y106        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     1.731 r  vpu_hsa/uart_data_frame[13]_i_2_psdsp_2/Q
                         net (fo=1, routed)           0.058     1.789    vpu_hsa/result[4]__0[13]
    SLICE_X28Y106        LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  vpu_hsa/uart_data_frame[13]_i_2/O
                         net (fo=1, routed)           0.097     1.931    vpu_hsa/uart_data_frame[13]_i_2_n_0
    SLICE_X28Y106        LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     1.976    vpu_hsa_n_9
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.836     0.926    clk_uart
    SLICE_X28Y106        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     1.014    
                         clock uncertainty            0.224     1.238    
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.092     1.330    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.231ns (58.126%)  route 0.166ns (41.874%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.656     1.601    vpu_hsa/p_0_out
    SLICE_X29Y110        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  vpu_hsa/uart_data_frame[9]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.057     1.799    vpu_hsa/result[2]__0[9]
    SLICE_X28Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  vpu_hsa/uart_data_frame[9]_i_3/O
                         net (fo=1, routed)           0.109     1.953    vpu_hsa/uart_data_frame[9]_i_3_n_0
    SLICE_X31Y109        LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  vpu_hsa/uart_data_frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.998    vpu_hsa_n_10
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X31Y109        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X31Y109        FDRE (Hold_fdre_C_D)         0.092     1.329    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.854%)  route 0.220ns (54.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.651     1.595    vpu_hsa/p_0_out
    SLICE_X29Y99         FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.736 r  vpu_hsa/uart_data_frame[2]_i_1_psdsp_1/Q
                         net (fo=1, routed)           0.220     1.956    vpu_hsa/result[5]__0[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I3_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[2]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_7
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.837     0.927    clk_uart
    SLICE_X28Y101        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.015    
                         clock uncertainty            0.224     1.239    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.331    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.981%)  route 0.268ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.603     1.547    vpu_hsa/p_0_out
    SLICE_X31Y107        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y107        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  vpu_hsa/uart_data_frame[11]_i_1_psdsp/Q
                         net (fo=1, routed)           0.268     1.956    vpu_hsa/result[0]__0[11]
    SLICE_X32Y107        LUT6 (Prop_lut6_I1_O)        0.045     2.001 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000     2.001    vpu_hsa_n_2
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.835     0.925    clk_uart
    SLICE_X32Y107        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.089     1.013    
                         clock uncertainty            0.224     1.237    
    SLICE_X32Y107        FDRE (Hold_fdre_C_D)         0.092     1.329    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.231ns (57.334%)  route 0.172ns (42.666%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.715     1.659    vpu_hsa/p_0_out
    SLICE_X47Y115        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y115        FDRE (Prop_fdre_C_Q)         0.141     1.800 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp/Q
                         net (fo=1, routed)           0.054     1.854    vpu_hsa/result[0]__0[1]
    SLICE_X46Y115        LUT6 (Prop_lut6_I5_O)        0.045     1.899 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.118     2.017    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X44Y115        LUT5 (Prop_lut5_I3_O)        0.045     2.062 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.062    vpu_hsa_n_14
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.826     0.916    clk_uart
    SLICE_X44Y115        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X44Y115        FDRE (Hold_fdre_C_D)         0.091     1.319    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.254ns (35.748%)  route 0.457ns (64.252%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.414     1.359    vpu_hsa/p_0_out
    SLICE_X60Y104        FDRE                                         r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDRE (Prop_fdre_C_Q)         0.164     1.523 r  vpu_hsa/uart_data_frame[4]_i_2_psdsp/Q
                         net (fo=1, routed)           0.405     1.927    vpu_hsa/result[2]__0[4]
    SLICE_X43Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.972 r  vpu_hsa/uart_data_frame[4]_i_2/O
                         net (fo=1, routed)           0.052     2.024    vpu_hsa/uart_data_frame[4]_i_2_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.069 r  vpu_hsa/uart_data_frame[4]_i_1/O
                         net (fo=1, routed)           0.000     2.069    vpu_hsa_n_5
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.831     0.922    clk_uart
    SLICE_X43Y104        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.092     1.326    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.183%)  route 0.248ns (51.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1222, routed)        0.769     0.899    vpu_hsa/clk100
    SLICE_X58Y105        LUT5 (Prop_lut5_I0_O)        0.045     0.944 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.700     1.644    vpu_hsa/p_0_out
    SLICE_X37Y111        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141     1.785 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.114     1.899    vpu_hsa/result[7]__0[15]
    SLICE_X41Y111        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  vpu_hsa/uart_data_frame[15]_i_2/O
                         net (fo=1, routed)           0.134     2.078    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X38Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.123 r  vpu_hsa/uart_data_frame[15]_i_1/O
                         net (fo=1, routed)           0.000     2.123    vpu_hsa_n_8
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1297, routed)        0.832     0.922    clk_uart
    SLICE_X38Y111        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X38Y111        FDRE (Hold_fdre_C_D)         0.121     1.355    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.768    





