Release 14.7 Map P.20131013 (lin)
Xilinx Mapping Report File for Design 'lavarropas'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off
-c 100 -o lavarropas_map.ncd lavarropas.ngd lavarropas.pcf 
Target Device  : xc3s100e
Target Package : cp132
Target Speed   : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Tue Jun 30 10:28:21 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   21
Logic Utilization:
  Number of Slice Flip Flops:           112 out of   1,920    5%
  Number of 4 input LUTs:               129 out of   1,920    6%
Logic Distribution:
  Number of occupied Slices:            119 out of     960   12%
    Number of Slices containing only related logic:     119 out of     119 100%
    Number of Slices containing unrelated logic:          0 out of     119   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         129 out of   1,920    6%
  Number of bonded IOBs:                 14 out of      83   16%
  Number of BUFGMUXs:                     1 out of      24    4%

  Number of RPM macros:          108
Average Fanout of Non-Clock Nets:                3.23

Peak Memory Usage:  176 MB
Total REAL time to MAP completion:  5 secs 
Total CPU time to MAP completion:   3 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_2/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_3/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_5/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_6/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_8/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_2/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_1/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_4/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_5/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_6/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_3/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_8/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_3/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_5/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_4/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_1/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_6/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_45/XLXI_24/XLXI_8/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_1/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_5/XLXI_24/XLXI_2/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   XLXI_6/XLXI_16/XLXI_4/XLXN_42 is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
 136 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
AND3B1 		XLXI_10/XLXI_12/I_36_40
AND3B1 		XLXI_14/XLXI_14/I_36_40
AND3B1 		XLXI_4/XLXI_14/I_36_40
AND3B1 		XLXI_45/XLXI_18/I_36_40
AND3B2 		XLXI_45/XLXI_24/XLXI_1/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_1/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_1/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_1/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_1/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_2/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_2/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_2/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_2/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_2/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_3/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_3/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_3/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_3/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_3/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_4/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_4/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_4/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_4/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_4/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_5/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_5/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_5/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_5/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_5/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_6/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_6/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_6/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_6/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_6/XLXI_6/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_8/XLXI_2/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_8/XLXI_2/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_8/XLXI_4/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_8/XLXI_5/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_8/XLXI_6/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_9/XLXI_11/I_36_43
AND2B1 		XLXI_45/XLXI_24/XLXI_9/XLXI_12/I_36_43
AND3B2 		XLXI_45/XLXI_24/XLXI_9/XLXI_13/I_36_37
AND2B1 		XLXI_45/XLXI_24/XLXI_9/XLXI_13/I_36_43
AND3B2 		XLXI_5/XLXI_1/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_1/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_1/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_1/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_1/XLXI_6/I_36_43
AND3B1 		XLXI_5/XLXI_18/I_36_40
AND3B2 		XLXI_5/XLXI_24/XLXI_1/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_1/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_1/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_1/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_1/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_2/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_2/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_2/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_2/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_2/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_3/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_3/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_3/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_3/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_3/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_4/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_4/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_4/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_4/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_4/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_5/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_5/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_5/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_5/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_5/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_6/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_6/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_6/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_6/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_6/XLXI_6/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_8/XLXI_2/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_8/XLXI_2/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_8/XLXI_4/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_8/XLXI_5/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_8/XLXI_6/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_9/XLXI_11/I_36_43
AND2B1 		XLXI_5/XLXI_24/XLXI_9/XLXI_12/I_36_43
AND3B2 		XLXI_5/XLXI_24/XLXI_9/XLXI_13/I_36_37
AND2B1 		XLXI_5/XLXI_24/XLXI_9/XLXI_13/I_36_43
AND3B2 		XLXI_6/XLXI_1/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_1/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_1/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_1/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_1/XLXI_6/I_36_43
AND3B1 		XLXI_6/XLXI_14/I_36_40
AND3B2 		XLXI_6/XLXI_16/XLXI_1/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_1/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_1/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_1/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_1/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_2/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_2/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_2/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_2/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_2/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_3/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_3/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_3/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_3/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_3/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_4/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_4/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_4/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_4/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_4/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_5/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_5/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_5/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_5/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_5/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_6/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_6/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_6/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_6/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_6/XLXI_6/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_8/XLXI_2/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_8/XLXI_2/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_8/XLXI_4/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_8/XLXI_5/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_8/XLXI_6/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_9/XLXI_11/I_36_43
AND2B1 		XLXI_6/XLXI_16/XLXI_9/XLXI_12/I_36_43
AND3B2 		XLXI_6/XLXI_16/XLXI_9/XLXI_13/I_36_37
AND2B1 		XLXI_6/XLXI_16/XLXI_9/XLXI_13/I_36_43
GND 		XLXI_7/XLXI_10
AND3B1 		XLXI_7/XLXI_12/I_36_40
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| S_centrifugado                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| S_enjuague                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| S_lavado                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| btn_comenzar                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| carga_deposito                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| centrifugando                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| descarga_deposito                  | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| enjuagando                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| lavando                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| motor_max                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| motor_min                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| reloj50hz                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sensor_lleno                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| sensor_vacio                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
XLXI_10_XLXI_12_39                      
XLXI_14_XLXI_14_38                      
XLXI_45_XLXI_18_37                      
XLXI_45_XLXI_24/XLXI_1_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_1_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_1_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_1_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_2_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_2_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_2_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_2_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_3_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_3_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_3_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_3_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_4_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_4_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_4_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_4_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_5_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_5_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_5_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_5_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_6_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_6_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_6_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_6_XLXI_6_36        
XLXI_45_XLXI_24/XLXI_8_XLXI_2_33        
XLXI_45_XLXI_24/XLXI_8_XLXI_4_34        
XLXI_45_XLXI_24/XLXI_8_XLXI_5_35        
XLXI_45_XLXI_24/XLXI_8_XLXI_6_36        
XLXI_45_XLXI_24_XLXI_9_XLXI_11_30       
XLXI_45_XLXI_24_XLXI_9_XLXI_12_31       
XLXI_45_XLXI_24_XLXI_9_XLXI_13_32       
XLXI_4_XLXI_14_38                       
XLXI_5_XLXI_18_45                       
XLXI_5_XLXI_1_XLXI_2_40                 
XLXI_5_XLXI_1_XLXI_4_41                 
XLXI_5_XLXI_1_XLXI_5_42                 
XLXI_5_XLXI_1_XLXI_6_43                 
XLXI_5_XLXI_24/XLXI_1_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_1_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_1_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_1_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_2_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_2_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_2_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_2_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_3_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_3_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_3_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_3_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_4_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_4_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_4_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_4_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_5_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_5_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_5_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_5_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_6_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_6_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_6_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_6_XLXI_6_36         
XLXI_5_XLXI_24/XLXI_8_XLXI_2_33         
XLXI_5_XLXI_24/XLXI_8_XLXI_4_34         
XLXI_5_XLXI_24/XLXI_8_XLXI_5_35         
XLXI_5_XLXI_24/XLXI_8_XLXI_6_36         
XLXI_5_XLXI_24_XLXI_9_XLXI_11_30        
XLXI_5_XLXI_24_XLXI_9_XLXI_12_31        
XLXI_5_XLXI_24_XLXI_9_XLXI_13_32        
XLXI_6_XLXI_14_44                       
XLXI_6_XLXI_16/XLXI_1_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_1_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_1_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_1_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_2_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_2_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_2_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_2_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_3_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_3_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_3_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_3_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_4_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_4_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_4_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_4_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_5_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_5_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_5_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_5_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_6_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_6_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_6_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_6_XLXI_6_36         
XLXI_6_XLXI_16/XLXI_8_XLXI_2_33         
XLXI_6_XLXI_16/XLXI_8_XLXI_4_34         
XLXI_6_XLXI_16/XLXI_8_XLXI_5_35         
XLXI_6_XLXI_16/XLXI_8_XLXI_6_36         
XLXI_6_XLXI_16_XLXI_9_XLXI_11_30        
XLXI_6_XLXI_16_XLXI_9_XLXI_12_31        
XLXI_6_XLXI_16_XLXI_9_XLXI_13_32        
XLXI_6_XLXI_1_XLXI_2_40                 
XLXI_6_XLXI_1_XLXI_4_41                 
XLXI_6_XLXI_1_XLXI_5_42                 
XLXI_6_XLXI_1_XLXI_6_43                 
XLXI_7_XLXI_12_39                       

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
