Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Jan 30 10:49:55 2026
| Host         : E10-E21C6500 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/array_mult_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                          Instance                          |                                Module                               | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                               |                                                               (top) |       1398 |       1380 |      18 |    0 | 2190 |      2 |      0 |         15 |
|   bd_0_i                                                   |                                                                bd_0 |       1398 |       1380 |      18 |    0 | 2190 |      2 |      0 |         15 |
|     hls_inst                                               |                                                     bd_0_hls_inst_0 |       1398 |       1380 |      18 |    0 | 2190 |      2 |      0 |         15 |
|       (hls_inst)                                           |                                                     bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                                 |                                          bd_0_hls_inst_0_array_mult |       1398 |       1380 |      18 |    0 | 2190 |      2 |      0 |         15 |
|         (inst)                                             |                                          bd_0_hls_inst_0_array_mult |          0 |          0 |       0 |    0 |  833 |      0 |      0 |          0 |
|         CTRL_s_axi_U                                       |                               bd_0_hls_inst_0_array_mult_CTRL_s_axi |         33 |         33 |       0 |    0 |   25 |      0 |      0 |          0 |
|         DATA_IN_B_s_axi_U                                  |                          bd_0_hls_inst_0_array_mult_DATA_IN_B_s_axi |         61 |         61 |       0 |    0 |   12 |      1 |      0 |          0 |
|           (DATA_IN_B_s_axi_U)                              |                          bd_0_hls_inst_0_array_mult_DATA_IN_B_s_axi |          8 |          8 |       0 |    0 |   12 |      0 |      0 |          0 |
|           int_in_b                                         |                      bd_0_hls_inst_0_array_mult_DATA_IN_B_s_axi_ram |         53 |         53 |       0 |    0 |    0 |      1 |      0 |          0 |
|         grp_array_mult_Pipeline_ROWS_LOOP_fu_380           |            bd_0_hls_inst_0_array_mult_array_mult_Pipeline_ROWS_LOOP |       1145 |       1145 |       0 |    0 | 1112 |      0 |      0 |         15 |
|           (grp_array_mult_Pipeline_ROWS_LOOP_fu_380)       |            bd_0_hls_inst_0_array_mult_array_mult_Pipeline_ROWS_LOOP |        481 |        481 |       0 |    0 | 1025 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         | bd_0_hls_inst_0_array_mult_flow_control_loop_pipe_sequential_init_6 |         24 |         24 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U10                           |                       bd_0_hls_inst_0_array_mult_mul_32s_32s_32_2_1 |        147 |        147 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U11                           |                     bd_0_hls_inst_0_array_mult_mul_32s_32s_32_2_1_7 |        116 |        116 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U12                           |                     bd_0_hls_inst_0_array_mult_mul_32s_32s_32_2_1_8 |        147 |        147 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U13                           |                     bd_0_hls_inst_0_array_mult_mul_32s_32s_32_2_1_9 |         79 |         79 |       0 |    0 |   17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U9                            |                    bd_0_hls_inst_0_array_mult_mul_32s_32s_32_2_1_10 |        151 |        151 |       0 |    0 |   17 |      0 |      0 |          3 |
|         grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364     |      bd_0_hls_inst_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 |         20 |         20 |       0 |    0 |    7 |      0 |      0 |          0 |
|           (grp_array_mult_Pipeline_VITIS_LOOP_26_1_fu_364) |      bd_0_hls_inst_0_array_mult_array_mult_Pipeline_VITIS_LOOP_26_1 |          0 |          0 |       0 |    0 |    5 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U         |   bd_0_hls_inst_0_array_mult_flow_control_loop_pipe_sequential_init |         20 |         20 |       0 |    0 |    2 |      0 |      0 |          0 |
|         in_a_store_data_U                                  |       bd_0_hls_inst_0_array_mult_in_a_store_data_RAM_1WNR_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         in_a_store_keep_U                                  |            bd_0_hls_inst_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W |         10 |          2 |       8 |    0 |    4 |      0 |      0 |          0 |
|         in_a_store_last_U                                  |            bd_0_hls_inst_0_array_mult_in_a_store_last_RAM_AUTO_1R1W |          3 |          1 |       2 |    0 |    1 |      0 |      0 |          0 |
|         in_a_store_strb_U                                  |          bd_0_hls_inst_0_array_mult_in_a_store_keep_RAM_AUTO_1R1W_0 |         10 |          2 |       8 |    0 |    4 |      0 |      0 |          0 |
|         regslice_both_in_a_V_data_V_U                      |                            bd_0_hls_inst_0_array_mult_regslice_both |         39 |         39 |       0 |    0 |   69 |      0 |      0 |          0 |
|         regslice_both_in_a_V_keep_V_U                      |            bd_0_hls_inst_0_array_mult_regslice_both__parameterized0 |          8 |          8 |       0 |    0 |   11 |      0 |      0 |          0 |
|         regslice_both_in_a_V_last_V_U                      |            bd_0_hls_inst_0_array_mult_regslice_both__parameterized1 |          5 |          5 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_in_a_V_strb_V_U                      |          bd_0_hls_inst_0_array_mult_regslice_both__parameterized0_1 |          8 |          8 |       0 |    0 |   11 |      0 |      0 |          0 |
|         regslice_both_result_V_data_V_U                    |                          bd_0_hls_inst_0_array_mult_regslice_both_2 |         38 |         38 |       0 |    0 |   69 |      0 |      0 |          0 |
|         regslice_both_result_V_keep_V_U                    |          bd_0_hls_inst_0_array_mult_regslice_both__parameterized0_3 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
|         regslice_both_result_V_last_V_U                    |          bd_0_hls_inst_0_array_mult_regslice_both__parameterized1_4 |          4 |          4 |       0 |    0 |    5 |      0 |      0 |          0 |
|         regslice_both_result_V_strb_V_U                    |          bd_0_hls_inst_0_array_mult_regslice_both__parameterized0_5 |          7 |          7 |       0 |    0 |   11 |      0 |      0 |          0 |
+------------------------------------------------------------+---------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


