#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct  1 09:04:46 2025
# Process ID: 21000
# Current directory: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17572 C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.xpr
# Log file: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/vivado.log
# Journal file: C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.xpr
INFO: [Project 1-313] Project file moved from 'E:/2025-2/IEE2463 - Sistemas Electronicos Programables/SEP-Grupo17/Proyecto1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.488 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_design "GuitarSep"
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1084.445 ; gain = 33.957
update_compile_order -fileset sources_1
create_bd_cell -type module -reference Game_SM Game_SM_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference ClockDivider ClockDivider_0
CRITICAL WARNING: [IP_Flow 19-4635] Port 'FREQ_OUT': VHDL port type 'integer' is not supported in this release.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference GuitarSep_ClockDivider_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-1972] Upgraded GuitarSep_ClockDivider_0_0 from ClockDivider_v1_0 1.0 to ClockDivider_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'FREQ_OUT'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'fr_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'GuitarSep_ClockDivider_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'GuitarSep_ClockDivider_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
set_property location {0.5 -194 93} [get_bd_cells ClockDivider_0]
connect_bd_net [get_bd_pins Game_SM_0/clk] [get_bd_pins ClockDivider_0/clk_out]
WARNING: [BD 41-1731] Type mismatch between connected pins: /Game_SM_0/clk(clk) and /ClockDivider_0/clk_out(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Game_SM_0/clk] [get_bd_pins ClockDivider_0/clk_out]'
create_bd_cell -type module -reference MemorySequency MemorySequency_0
CRITICAL WARNING: [IP_Flow 19-4635] Port 'addr': VHDL port type 'integer' is not supported in this release.
CRITICAL WARNING: [IP_Flow 19-4635] Port 'freq_game': VHDL port type 'integer' is not supported in this release.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference Song_Selector Song_Selector_0
CRITICAL WARNING: [IP_Flow 19-4635] Port 'addr': VHDL port type 'integer' is not supported in this release.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference ScoreDisplay ScoreDisplay_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_module_reference GuitarSep_Song_Selector_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-1972] Upgraded GuitarSep_Song_Selector_0_0 from Song_Selector_v1_0 1.0 to Song_Selector_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'add'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'GuitarSep_Song_Selector_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'GuitarSep_Song_Selector_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
update_module_reference GuitarSep_MemorySequency_0_0
CRITICAL WARNING: [IP_Flow 19-4635] Port 'addr': VHDL port type 'integer' is not supported in this release.
CRITICAL WARNING: [IP_Flow 19-4635] Port 'freq_game': VHDL port type 'integer' is not supported in this release.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/GuitarSep.bd'
INFO: [IP_Flow 19-1972] Upgraded GuitarSep_MemorySequency_0_0 from MemorySequency_v1_0 1.0 to MemorySequency_v1_0 1.0
Wrote  : <C:\Users\tomas\escritorio\Universidad\SEP\Proyecto\SEP-Grupo17\Proyecto1\Proyecto1.srcs\sources_1\bd\GuitarSep\GuitarSep.bd> 
Wrote  : <C:/Users/tomas/escritorio/Universidad/SEP/Proyecto/SEP-Grupo17/Proyecto1/Proyecto1.srcs/sources_1/bd/GuitarSep/ui/bd_98cbe854.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  1 09:31:54 2025...
