// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module forward_forward_Pipeline_VITIS_LOOP_134_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_23_load,
        input_22_load,
        input_21_load,
        input_20_load,
        input_19_load,
        input_18_load,
        input_17_load,
        input_16_load,
        input_15_load,
        input_14_load,
        input_13_load,
        input_12_load,
        input_11_load,
        input_10_load,
        input_9_load,
        input_8_load,
        input_7_load,
        input_6_load,
        input_5_load,
        input_4_load,
        input_3_load,
        input_2_load,
        input_1_load,
        input_load,
        div78_out,
        div78_out_ap_vld,
        div76_out,
        div76_out_ap_vld,
        div74_out,
        div74_out_ap_vld,
        div72_out,
        div72_out_ap_vld,
        div70_out,
        div70_out_ap_vld,
        div68_out,
        div68_out_ap_vld,
        div66_out,
        div66_out_ap_vld,
        div64_out,
        div64_out_ap_vld,
        div62_out,
        div62_out_ap_vld,
        div60_out,
        div60_out_ap_vld,
        div58_out,
        div58_out_ap_vld,
        div56_out,
        div56_out_ap_vld,
        div54_out,
        div54_out_ap_vld,
        div52_out,
        div52_out_ap_vld,
        div50_out,
        div50_out_ap_vld,
        div48_out,
        div48_out_ap_vld,
        div46_out,
        div46_out_ap_vld,
        div44_out,
        div44_out_ap_vld,
        div42_out,
        div42_out_ap_vld,
        div40_out,
        div40_out_ap_vld,
        div38_out,
        div38_out_ap_vld,
        div36_out,
        div36_out_ap_vld,
        div34_out,
        div34_out_ap_vld,
        div32_out,
        div32_out_ap_vld,
        grp_fu_1622_p_din0,
        grp_fu_1622_p_din1,
        grp_fu_1622_p_opcode,
        grp_fu_1622_p_dout0,
        grp_fu_1622_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 14'd1;
parameter    ap_ST_fsm_pp0_stage1 = 14'd2;
parameter    ap_ST_fsm_pp0_stage2 = 14'd4;
parameter    ap_ST_fsm_pp0_stage3 = 14'd8;
parameter    ap_ST_fsm_pp0_stage4 = 14'd16;
parameter    ap_ST_fsm_pp0_stage5 = 14'd32;
parameter    ap_ST_fsm_pp0_stage6 = 14'd64;
parameter    ap_ST_fsm_pp0_stage7 = 14'd128;
parameter    ap_ST_fsm_pp0_stage8 = 14'd256;
parameter    ap_ST_fsm_pp0_stage9 = 14'd512;
parameter    ap_ST_fsm_pp0_stage10 = 14'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 14'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 14'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] input_23_load;
input  [31:0] input_22_load;
input  [31:0] input_21_load;
input  [31:0] input_20_load;
input  [31:0] input_19_load;
input  [31:0] input_18_load;
input  [31:0] input_17_load;
input  [31:0] input_16_load;
input  [31:0] input_15_load;
input  [31:0] input_14_load;
input  [31:0] input_13_load;
input  [31:0] input_12_load;
input  [31:0] input_11_load;
input  [31:0] input_10_load;
input  [31:0] input_9_load;
input  [31:0] input_8_load;
input  [31:0] input_7_load;
input  [31:0] input_6_load;
input  [31:0] input_5_load;
input  [31:0] input_4_load;
input  [31:0] input_3_load;
input  [31:0] input_2_load;
input  [31:0] input_1_load;
input  [31:0] input_load;
output  [31:0] div78_out;
output   div78_out_ap_vld;
output  [31:0] div76_out;
output   div76_out_ap_vld;
output  [31:0] div74_out;
output   div74_out_ap_vld;
output  [31:0] div72_out;
output   div72_out_ap_vld;
output  [31:0] div70_out;
output   div70_out_ap_vld;
output  [31:0] div68_out;
output   div68_out_ap_vld;
output  [31:0] div66_out;
output   div66_out_ap_vld;
output  [31:0] div64_out;
output   div64_out_ap_vld;
output  [31:0] div62_out;
output   div62_out_ap_vld;
output  [31:0] div60_out;
output   div60_out_ap_vld;
output  [31:0] div58_out;
output   div58_out_ap_vld;
output  [31:0] div56_out;
output   div56_out_ap_vld;
output  [31:0] div54_out;
output   div54_out_ap_vld;
output  [31:0] div52_out;
output   div52_out_ap_vld;
output  [31:0] div50_out;
output   div50_out_ap_vld;
output  [31:0] div48_out;
output   div48_out_ap_vld;
output  [31:0] div46_out;
output   div46_out_ap_vld;
output  [31:0] div44_out;
output   div44_out_ap_vld;
output  [31:0] div42_out;
output   div42_out_ap_vld;
output  [31:0] div40_out;
output   div40_out_ap_vld;
output  [31:0] div38_out;
output   div38_out_ap_vld;
output  [31:0] div36_out;
output   div36_out_ap_vld;
output  [31:0] div34_out;
output   div34_out_ap_vld;
output  [31:0] div32_out;
output   div32_out_ap_vld;
output  [31:0] grp_fu_1622_p_din0;
output  [31:0] grp_fu_1622_p_din1;
output  [0:0] grp_fu_1622_p_opcode;
input  [31:0] grp_fu_1622_p_dout0;
output   grp_fu_1622_p_ce;

reg ap_idle;
reg div78_out_ap_vld;
reg div76_out_ap_vld;
reg div74_out_ap_vld;
reg div72_out_ap_vld;
reg div70_out_ap_vld;
reg div68_out_ap_vld;
reg div66_out_ap_vld;
reg div64_out_ap_vld;
reg div62_out_ap_vld;
reg div60_out_ap_vld;
reg div58_out_ap_vld;
reg div56_out_ap_vld;
reg div54_out_ap_vld;
reg div52_out_ap_vld;
reg div50_out_ap_vld;
reg div48_out_ap_vld;
reg div46_out_ap_vld;
reg div44_out_ap_vld;
reg div42_out_ap_vld;
reg div40_out_ap_vld;
reg div38_out_ap_vld;
reg div36_out_ap_vld;
reg div34_out_ap_vld;
reg div32_out_ap_vld;

(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln134_reg_1397;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_subdone;
wire   [4:0] MEANS_address0;
wire   [31:0] MEANS_q0;
wire   [4:0] STD_DEVS_address0;
wire   [31:0] STD_DEVS_q0;
reg   [4:0] j_reg_1391;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln134_fu_753_p2;
wire   [4:0] add_ln134_fu_815_p2;
reg   [4:0] add_ln134_reg_1411;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] tmp_fu_892_p51;
reg   [31:0] STD_DEVS_load_reg_1426;
reg   [31:0] sub_reg_1431;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] grp_fu_621_p2;
reg   [31:0] div_reg_1436;
wire    ap_block_pp0_stage13_11001;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln134_fu_759_p1;
wire    ap_block_pp0_stage0;
reg   [4:0] j_1_fu_178;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_j;
reg   [31:0] div32_fu_182;
reg    ap_predicate_pred232_state15;
wire    ap_block_pp0_stage1;
reg   [31:0] div34_fu_186;
reg    ap_predicate_pred254_state15;
reg   [31:0] div36_fu_190;
reg    ap_predicate_pred267_state15;
reg   [31:0] div38_fu_194;
reg    ap_predicate_pred280_state15;
reg   [31:0] div40_fu_198;
reg    ap_predicate_pred293_state15;
reg   [31:0] div42_fu_202;
reg    ap_predicate_pred306_state15;
reg   [31:0] div44_fu_206;
reg    ap_predicate_pred319_state15;
reg   [31:0] div46_fu_210;
reg    ap_predicate_pred332_state15;
reg   [31:0] div48_fu_214;
reg    ap_predicate_pred345_state15;
reg   [31:0] div50_fu_218;
reg    ap_predicate_pred358_state15;
reg   [31:0] div52_fu_222;
reg    ap_predicate_pred371_state15;
reg   [31:0] div54_fu_226;
reg    ap_predicate_pred384_state15;
reg   [31:0] div56_fu_230;
reg    ap_predicate_pred397_state15;
reg   [31:0] div58_fu_234;
reg    ap_predicate_pred410_state15;
reg   [31:0] div60_fu_238;
reg    ap_predicate_pred423_state15;
reg   [31:0] div62_fu_242;
reg    ap_predicate_pred436_state15;
reg   [31:0] div64_fu_246;
reg    ap_predicate_pred449_state15;
reg   [31:0] div66_fu_250;
reg    ap_predicate_pred462_state15;
reg   [31:0] div68_fu_254;
reg    ap_predicate_pred475_state15;
reg   [31:0] div70_fu_258;
reg    ap_predicate_pred488_state15;
reg   [31:0] div72_fu_262;
reg    ap_predicate_pred501_state15;
reg   [31:0] div74_fu_266;
reg    ap_predicate_pred514_state15;
reg   [31:0] div76_fu_270;
reg    ap_predicate_pred527_state15;
reg   [31:0] div78_fu_274;
reg    ap_predicate_pred583_state15;
wire    ap_block_pp0_stage1_01001;
reg    MEANS_ce0_local;
reg    STD_DEVS_ce0_local;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire   [31:0] tmp_fu_892_p49;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [4:0] tmp_fu_892_p1;
wire   [4:0] tmp_fu_892_p3;
wire   [4:0] tmp_fu_892_p5;
wire   [4:0] tmp_fu_892_p7;
wire   [4:0] tmp_fu_892_p9;
wire   [4:0] tmp_fu_892_p11;
wire   [4:0] tmp_fu_892_p13;
wire   [4:0] tmp_fu_892_p15;
wire   [4:0] tmp_fu_892_p17;
wire   [4:0] tmp_fu_892_p19;
wire   [4:0] tmp_fu_892_p21;
wire   [4:0] tmp_fu_892_p23;
wire   [4:0] tmp_fu_892_p25;
wire   [4:0] tmp_fu_892_p27;
wire   [4:0] tmp_fu_892_p29;
wire   [4:0] tmp_fu_892_p31;
wire  signed [4:0] tmp_fu_892_p33;
wire  signed [4:0] tmp_fu_892_p35;
wire  signed [4:0] tmp_fu_892_p37;
wire  signed [4:0] tmp_fu_892_p39;
wire  signed [4:0] tmp_fu_892_p41;
wire  signed [4:0] tmp_fu_892_p43;
wire  signed [4:0] tmp_fu_892_p45;
wire  signed [4:0] tmp_fu_892_p47;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_1_fu_178 = 5'd0;
#0 div32_fu_182 = 32'd0;
#0 div34_fu_186 = 32'd0;
#0 div36_fu_190 = 32'd0;
#0 div38_fu_194 = 32'd0;
#0 div40_fu_198 = 32'd0;
#0 div42_fu_202 = 32'd0;
#0 div44_fu_206 = 32'd0;
#0 div46_fu_210 = 32'd0;
#0 div48_fu_214 = 32'd0;
#0 div50_fu_218 = 32'd0;
#0 div52_fu_222 = 32'd0;
#0 div54_fu_226 = 32'd0;
#0 div56_fu_230 = 32'd0;
#0 div58_fu_234 = 32'd0;
#0 div60_fu_238 = 32'd0;
#0 div62_fu_242 = 32'd0;
#0 div64_fu_246 = 32'd0;
#0 div66_fu_250 = 32'd0;
#0 div68_fu_254 = 32'd0;
#0 div70_fu_258 = 32'd0;
#0 div72_fu_262 = 32'd0;
#0 div74_fu_266 = 32'd0;
#0 div76_fu_270 = 32'd0;
#0 div78_fu_274 = 32'd0;
#0 ap_done_reg = 1'b0;
end

forward_forward_Pipeline_VITIS_LOOP_134_4_MEANS_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
MEANS_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MEANS_address0),
    .ce0(MEANS_ce0_local),
    .q0(MEANS_q0)
);

forward_forward_Pipeline_VITIS_LOOP_134_4_STD_DEVS_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
STD_DEVS_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(STD_DEVS_address0),
    .ce0(STD_DEVS_ce0_local),
    .q0(STD_DEVS_q0)
);

forward_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sub_reg_1431),
    .din1(STD_DEVS_load_reg_1426),
    .ce(1'b1),
    .dout(grp_fu_621_p2)
);

(* dissolve_hierarchy = "yes" *) forward_sparsemux_49_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
sparsemux_49_5_32_1_1_U63(
    .din0(div32_fu_182),
    .din1(div34_fu_186),
    .din2(div36_fu_190),
    .din3(div38_fu_194),
    .din4(div40_fu_198),
    .din5(div42_fu_202),
    .din6(div44_fu_206),
    .din7(div46_fu_210),
    .din8(div48_fu_214),
    .din9(div50_fu_218),
    .din10(div52_fu_222),
    .din11(div54_fu_226),
    .din12(div56_fu_230),
    .din13(div58_fu_234),
    .din14(div60_fu_238),
    .din15(div62_fu_242),
    .din16(div64_fu_246),
    .din17(div66_fu_250),
    .din18(div68_fu_254),
    .din19(div70_fu_258),
    .din20(div72_fu_262),
    .din21(div74_fu_266),
    .din22(div76_fu_270),
    .din23(div78_fu_274),
    .def(tmp_fu_892_p49),
    .sel(j_reg_1391),
    .dout(tmp_fu_892_p51)
);

forward_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div32_fu_182 <= input_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred232_state15 == 1'b1))) begin
            div32_fu_182 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div34_fu_186 <= input_1_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred254_state15 == 1'b1))) begin
            div34_fu_186 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div36_fu_190 <= input_2_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred267_state15 == 1'b1))) begin
            div36_fu_190 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div38_fu_194 <= input_3_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred280_state15 == 1'b1))) begin
            div38_fu_194 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div40_fu_198 <= input_4_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred293_state15 == 1'b1))) begin
            div40_fu_198 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div42_fu_202 <= input_5_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred306_state15 == 1'b1))) begin
            div42_fu_202 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div44_fu_206 <= input_6_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred319_state15 == 1'b1))) begin
            div44_fu_206 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div46_fu_210 <= input_7_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred332_state15 == 1'b1))) begin
            div46_fu_210 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div48_fu_214 <= input_8_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred345_state15 == 1'b1))) begin
            div48_fu_214 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div50_fu_218 <= input_9_load;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_pred358_state15 == 1'b1))) begin
            div50_fu_218 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div52_fu_222 <= input_10_load;
        end else if (((ap_predicate_pred371_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div52_fu_222 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div54_fu_226 <= input_11_load;
        end else if (((ap_predicate_pred384_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div54_fu_226 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div56_fu_230 <= input_12_load;
        end else if (((ap_predicate_pred397_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div56_fu_230 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div58_fu_234 <= input_13_load;
        end else if (((ap_predicate_pred410_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div58_fu_234 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div60_fu_238 <= input_14_load;
        end else if (((ap_predicate_pred423_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div60_fu_238 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div62_fu_242 <= input_15_load;
        end else if (((ap_predicate_pred436_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div62_fu_242 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div64_fu_246 <= input_16_load;
        end else if (((ap_predicate_pred449_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div64_fu_246 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div66_fu_250 <= input_17_load;
        end else if (((ap_predicate_pred462_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div66_fu_250 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div68_fu_254 <= input_18_load;
        end else if (((ap_predicate_pred475_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div68_fu_254 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div70_fu_258 <= input_19_load;
        end else if (((ap_predicate_pred488_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div70_fu_258 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div72_fu_262 <= input_20_load;
        end else if (((ap_predicate_pred501_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div72_fu_262 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div74_fu_266 <= input_21_load;
        end else if (((ap_predicate_pred514_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div74_fu_266 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div76_fu_270 <= input_22_load;
        end else if (((ap_predicate_pred527_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div76_fu_270 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            div78_fu_274 <= input_23_load;
        end else if (((ap_predicate_pred583_state15 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            div78_fu_274 <= div_reg_1436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_fu_178 <= 5'd0;
    end else if (((icmp_ln134_reg_1397 == 1'd0) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        j_1_fu_178 <= add_ln134_reg_1411;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        STD_DEVS_load_reg_1426 <= STD_DEVS_q0;
        add_ln134_reg_1411 <= add_ln134_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_predicate_pred232_state15 <= (j_reg_1391 == 5'd0);
        ap_predicate_pred254_state15 <= (j_reg_1391 == 5'd1);
        ap_predicate_pred267_state15 <= (j_reg_1391 == 5'd2);
        ap_predicate_pred280_state15 <= (j_reg_1391 == 5'd3);
        ap_predicate_pred293_state15 <= (j_reg_1391 == 5'd4);
        ap_predicate_pred306_state15 <= (j_reg_1391 == 5'd5);
        ap_predicate_pred319_state15 <= (j_reg_1391 == 5'd6);
        ap_predicate_pred332_state15 <= (j_reg_1391 == 5'd7);
        ap_predicate_pred345_state15 <= (j_reg_1391 == 5'd8);
        ap_predicate_pred358_state15 <= (j_reg_1391 == 5'd9);
        ap_predicate_pred371_state15 <= (j_reg_1391 == 5'd10);
        ap_predicate_pred384_state15 <= (j_reg_1391 == 5'd11);
        ap_predicate_pred397_state15 <= (j_reg_1391 == 5'd12);
        ap_predicate_pred410_state15 <= (j_reg_1391 == 5'd13);
        ap_predicate_pred423_state15 <= (j_reg_1391 == 5'd14);
        ap_predicate_pred436_state15 <= (j_reg_1391 == 5'd15);
        ap_predicate_pred449_state15 <= (j_reg_1391 == 5'd16);
        ap_predicate_pred462_state15 <= (j_reg_1391 == 5'd17);
        ap_predicate_pred475_state15 <= (j_reg_1391 == 5'd18);
        ap_predicate_pred488_state15 <= (j_reg_1391 == 5'd19);
        ap_predicate_pred501_state15 <= (j_reg_1391 == 5'd20);
        ap_predicate_pred514_state15 <= (j_reg_1391 == 5'd21);
        ap_predicate_pred527_state15 <= (j_reg_1391 == 5'd22);
        ap_predicate_pred583_state15 <= (~(j_reg_1391 == 5'd22) & ~(j_reg_1391 == 5'd21) & ~(j_reg_1391 == 5'd20) & ~(j_reg_1391 == 5'd19) & ~(j_reg_1391 == 5'd18) & ~(j_reg_1391 == 5'd17) & ~(j_reg_1391 == 5'd16) & ~(j_reg_1391 == 5'd15) & ~(j_reg_1391 == 5'd14) & ~(j_reg_1391 == 5'd13) & ~(j_reg_1391 == 5'd12) & ~(j_reg_1391 == 5'd11) & ~(j_reg_1391 == 5'd10) & ~(j_reg_1391 == 5'd9) & ~(j_reg_1391 == 5'd8) & ~(j_reg_1391 == 5'd7) & ~(j_reg_1391 == 5'd6) & ~(j_reg_1391 == 5'd5) & ~(j_reg_1391 == 5'd4) & ~(j_reg_1391 == 5'd3) & ~(j_reg_1391 == 5'd2) & ~(j_reg_1391 == 5'd1) & ~(j_reg_1391 == 5'd0));
        div_reg_1436 <= grp_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln134_reg_1397 <= icmp_ln134_fu_753_p2;
        j_reg_1391 <= ap_sig_allocacmp_j;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sub_reg_1431 <= grp_fu_1622_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MEANS_ce0_local = 1'b1;
    end else begin
        MEANS_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        STD_DEVS_ce0_local = 1'b1;
    end else begin
        STD_DEVS_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln134_reg_1397 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage13_subdone) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 5'd0;
    end else begin
        ap_sig_allocacmp_j = j_1_fu_178;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div32_out_ap_vld = 1'b1;
    end else begin
        div32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div34_out_ap_vld = 1'b1;
    end else begin
        div34_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div36_out_ap_vld = 1'b1;
    end else begin
        div36_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div38_out_ap_vld = 1'b1;
    end else begin
        div38_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div40_out_ap_vld = 1'b1;
    end else begin
        div40_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div42_out_ap_vld = 1'b1;
    end else begin
        div42_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div44_out_ap_vld = 1'b1;
    end else begin
        div44_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div46_out_ap_vld = 1'b1;
    end else begin
        div46_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div48_out_ap_vld = 1'b1;
    end else begin
        div48_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div50_out_ap_vld = 1'b1;
    end else begin
        div50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div52_out_ap_vld = 1'b1;
    end else begin
        div52_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div54_out_ap_vld = 1'b1;
    end else begin
        div54_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div56_out_ap_vld = 1'b1;
    end else begin
        div56_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div58_out_ap_vld = 1'b1;
    end else begin
        div58_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div60_out_ap_vld = 1'b1;
    end else begin
        div60_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div62_out_ap_vld = 1'b1;
    end else begin
        div62_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div64_out_ap_vld = 1'b1;
    end else begin
        div64_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div66_out_ap_vld = 1'b1;
    end else begin
        div66_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div68_out_ap_vld = 1'b1;
    end else begin
        div68_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div70_out_ap_vld = 1'b1;
    end else begin
        div70_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div72_out_ap_vld = 1'b1;
    end else begin
        div72_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div74_out_ap_vld = 1'b1;
    end else begin
        div74_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div76_out_ap_vld = 1'b1;
    end else begin
        div76_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln134_reg_1397 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        div78_out_ap_vld = 1'b1;
    end else begin
        div78_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MEANS_address0 = zext_ln134_fu_759_p1;

assign STD_DEVS_address0 = zext_ln134_fu_759_p1;

assign add_ln134_fu_815_p2 = (j_reg_1391 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign div32_out = div32_fu_182;

assign div34_out = div34_fu_186;

assign div36_out = div36_fu_190;

assign div38_out = div38_fu_194;

assign div40_out = div40_fu_198;

assign div42_out = div42_fu_202;

assign div44_out = div44_fu_206;

assign div46_out = div46_fu_210;

assign div48_out = div48_fu_214;

assign div50_out = div50_fu_218;

assign div52_out = div52_fu_222;

assign div54_out = div54_fu_226;

assign div56_out = div56_fu_230;

assign div58_out = div58_fu_234;

assign div60_out = div60_fu_238;

assign div62_out = div62_fu_242;

assign div64_out = div64_fu_246;

assign div66_out = div66_fu_250;

assign div68_out = div68_fu_254;

assign div70_out = div70_fu_258;

assign div72_out = div72_fu_262;

assign div74_out = div74_fu_266;

assign div76_out = div76_fu_270;

assign div78_out = div78_fu_274;

assign grp_fu_1622_p_ce = 1'b1;

assign grp_fu_1622_p_din0 = tmp_fu_892_p51;

assign grp_fu_1622_p_din1 = MEANS_q0;

assign grp_fu_1622_p_opcode = 2'd1;

assign icmp_ln134_fu_753_p2 = ((ap_sig_allocacmp_j == 5'd24) ? 1'b1 : 1'b0);

assign tmp_fu_892_p49 = 'bx;

assign zext_ln134_fu_759_p1 = ap_sig_allocacmp_j;

endmodule //forward_forward_Pipeline_VITIS_LOOP_134_4
