[Inputs]
vga_clk
clrn
=d_in[11:0]=
[Outputs]
rdn
hs
vs
=row_addr[8:0]=
=col_addr[9:0]=
=r[3:0]=
=g[3:0]=
=b[3:0]=
[BiDir]
[ATTRIBUTES]
VeriModel vgac

