INFO: [VRFC 10-163] Analyzing VHDL file "/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/sources_1/new/counter_vhdl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_vhdl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/sethkonynenbelt/counter_vhdl/counter_vhdl.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
