 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : riscv_regfile
Version: V-2023.12-SP5-2
Date   : Mon Sep 22 18:57:08 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ff0p95v125c   Library: saed32hvt_ff0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: regs_reg[2][11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regs_reg[2][11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_regfile      16000                 saed32hvt_ff0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regs_reg[2][11]/CLK (DFFARX1_HVT)        0.00 #     0.00 r
  regs_reg[2][11]/Q (DFFARX1_HVT)          0.09       0.09 r
  U3899/Y (AO22X1_HVT)                     0.15       0.25 r
  regs_reg[2][11]/D (DFFARX1_HVT)          0.01       0.25 r
  data arrival time                                   0.25

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.06       9.94
  regs_reg[2][11]/CLK (DFFARX1_HVT)        0.00       9.94 r
  library setup time                      -0.04       9.90
  data required time                                  9.90
  -----------------------------------------------------------
  data required time                                  9.90
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         9.65


1
