Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Nov  9 21:19:51 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Vivado_project_2022/Caravel/timing_report.txt
| Design       : user_proj_example
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (68)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

wb_rst_i
wbs_adr_i[0]
wbs_adr_i[10]
wbs_adr_i[11]
wbs_adr_i[12]
wbs_adr_i[13]
wbs_adr_i[14]
wbs_adr_i[15]
wbs_adr_i[16]
wbs_adr_i[17]
wbs_adr_i[18]
wbs_adr_i[19]
wbs_adr_i[1]
wbs_adr_i[20]
wbs_adr_i[21]
wbs_adr_i[22]
wbs_adr_i[23]
wbs_adr_i[24]
wbs_adr_i[25]
wbs_adr_i[26]
wbs_adr_i[27]
wbs_adr_i[28]
wbs_adr_i[29]
wbs_adr_i[2]
wbs_adr_i[30]
wbs_adr_i[31]
wbs_adr_i[3]
wbs_adr_i[4]
wbs_adr_i[5]
wbs_adr_i[6]
wbs_adr_i[7]
wbs_adr_i[8]
wbs_adr_i[9]
wbs_cyc_i
wbs_dat_i[0]
wbs_dat_i[10]
wbs_dat_i[11]
wbs_dat_i[12]
wbs_dat_i[13]
wbs_dat_i[14]
wbs_dat_i[15]
wbs_dat_i[16]
wbs_dat_i[17]
wbs_dat_i[18]
wbs_dat_i[19]
wbs_dat_i[1]
wbs_dat_i[20]
wbs_dat_i[21]
wbs_dat_i[22]
wbs_dat_i[23]
wbs_dat_i[24]
wbs_dat_i[25]
wbs_dat_i[26]
wbs_dat_i[27]
wbs_dat_i[28]
wbs_dat_i[29]
wbs_dat_i[2]
wbs_dat_i[30]
wbs_dat_i[31]
wbs_dat_i[3]
wbs_dat_i[4]
wbs_dat_i[5]
wbs_dat_i[6]
wbs_dat_i[7]
wbs_dat_i[8]
wbs_dat_i[9]
wbs_stb_i
wbs_we_i

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

wbs_ack_o
wbs_dat_o[0]
wbs_dat_o[10]
wbs_dat_o[11]
wbs_dat_o[12]
wbs_dat_o[13]
wbs_dat_o[14]
wbs_dat_o[15]
wbs_dat_o[16]
wbs_dat_o[17]
wbs_dat_o[18]
wbs_dat_o[19]
wbs_dat_o[1]
wbs_dat_o[20]
wbs_dat_o[21]
wbs_dat_o[22]
wbs_dat_o[23]
wbs_dat_o[24]
wbs_dat_o[25]
wbs_dat_o[26]
wbs_dat_o[27]
wbs_dat_o[28]
wbs_dat_o[29]
wbs_dat_o[2]
wbs_dat_o[30]
wbs_dat_o[31]
wbs_dat_o[3]
wbs_dat_o[4]
wbs_dat_o[5]
wbs_dat_o[6]
wbs_dat_o[7]
wbs_dat_o[8]
wbs_dat_o[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.351        0.000                      0                    8        0.146        0.000                      0                    8        0.056        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
wb_clk_i  {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wb_clk_i            0.351        0.000                      0                    8        0.146        0.000                      0                    8        0.056        0.000                       0                     7  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        wb_clk_i                    
(none)                      wb_clk_i      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wb_clk_i
  To Clock:  wb_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.098%)  route 1.494ns (65.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.997     3.931    delay_cnt[2]
                                                                      f  delay_cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.226 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.723    p_0_in
                         FDCE                                         r  delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     5.074    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.098%)  route 1.494ns (65.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.997     3.931    delay_cnt[2]
                                                                      f  delay_cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.226 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.723    p_0_in
                         FDCE                                         r  delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     5.074    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.098%)  route 1.494ns (65.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.997     3.931    delay_cnt[2]
                                                                      f  delay_cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.226 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.723    p_0_in
                         FDCE                                         r  delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     5.074    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.773ns (34.098%)  route 1.494ns (65.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.997     3.931    delay_cnt[2]
                                                                      f  delay_cnt[3]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.226 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.497     4.723    p_0_in
                         FDCE                                         r  delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_CE)      -0.202     5.074    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.797ns (50.764%)  route 0.773ns (49.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.773     3.707    delay_cnt[2]
                                                                      r  delay_cnt[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.319     4.026 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.026    p_1_in[2]
                         FDCE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.044     5.320    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.797ns (50.764%)  route 0.773ns (49.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  delay_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.773     3.707    delay_cnt[0]
                                                                      r  delay_cnt[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.026 r  delay_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     4.026    p_1_in[3]
                         FDCE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.044     5.320    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.773ns (50.000%)  route 0.773ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  delay_cnt_reg[2]/Q
                         net (fo=6, unplaced)         0.773     3.707    delay_cnt[2]
                                                                      r  delay_cnt[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.002 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.002    p_1_in[1]
                         FDCE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.044     5.320    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -4.002    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (wb_clk_i rise@3.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.773ns (50.130%)  route 0.769ns (49.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.128 - 3.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  delay_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.769     3.703    delay_cnt[3]
                                                                      f  delay_cnt[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     3.998 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.998    p_1_in[0]
                         FDCE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      3.000     3.000 r  
                                                      0.000     3.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     3.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     3.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     4.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     4.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     5.128    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
                         clock pessimism              0.184     5.311    
                         clock uncertainty           -0.035     5.276    
                         FDCE (Setup_fdce_C_D)        0.044     5.320    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.320    
                         arrival time                          -3.998    
  -------------------------------------------------------------------
                         slack                                  1.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 delay_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  delay_cnt_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    delay_cnt[0]
                                                                      f  delay_cnt[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  delay_cnt[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_1_in[0]
                         FDCE                                         r  delay_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    delay_cnt[1]
                                                                      r  delay_cnt[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  delay_cnt[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_1_in[1]
                         FDCE                                         r  delay_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.143     0.967    delay_cnt[3]
                                                                      r  delay_cnt[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  delay_cnt[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    p_1_in[3]
                         FDCE                                         r  delay_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.248ns (63.172%)  route 0.145ns (36.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.145     0.969    delay_cnt[1]
                                                                      r  delay_cnt[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.070 r  delay_cnt[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.070    p_1_in[2]
                         FDCE                                         r  delay_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.245ns (32.723%)  route 0.504ns (67.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.294     1.119    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.426    p_0_in
                         FDCE                                         r  delay_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.786    delay_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.245ns (32.723%)  route 0.504ns (67.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.294     1.119    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.426    p_0_in
                         FDCE                                         r  delay_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.786    delay_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.245ns (32.723%)  route 0.504ns (67.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.294     1.119    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.426    p_0_in
                         FDCE                                         r  delay_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.786    delay_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            delay_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wb_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wb_clk_i rise@0.000ns - wb_clk_i rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.245ns (32.723%)  route 0.504ns (67.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.294     1.119    delay_cnt[1]
                                                                      r  delay_cnt[3]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  delay_cnt[3]_i_1/O
                         net (fo=4, unplaced)         0.209     1.426    p_0_in
                         FDCE                                         r  delay_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_CE)       -0.037     0.786    delay_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.641    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wb_clk_i
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { wb_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         3.000       0.056                user_bram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         3.000       0.056                user_bram/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.000       0.845                wb_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         3.000       2.000                delay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.000       2.000                delay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.000       2.000                delay_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         3.000       2.000                delay_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.500       1.000                delay_cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[23]
                            (input port)
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.010ns  (logic 3.978ns (56.753%)  route 3.031ns (43.247%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[23] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[23]
                                                                      f  wbs_adr_i_IBUF[23]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[23]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[23]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_5/O
                         net (fo=1, unplaced)         0.449     2.344    user_bram/wbs_dat_o_OBUF[31]_inst_i_5_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     2.468 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_2/O
                         net (fo=48, unplaced)        0.983     3.451    user_bram/wbs_dat_o_OBUF[31]_inst_i_2_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.575 r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.375    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.010 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.010    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_we_i
                            (input port)
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_we_i (IN)
                         net (fo=0)                   0.000     0.000    wbs_we_i
                                                                      r  wbs_we_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_we_i_IBUF_inst/O
                         net (fo=11, unplaced)        0.337     0.538    wbs_we_i_IBUF
                                                                      r  wbs_ack_o_OBUF_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.583 r  wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wbs_adr_i[22]
                            (input port)
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[22] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[22]
                                                                      f  wbs_adr_i_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wbs_adr_i_IBUF[22]_inst/O
                         net (fo=41, unplaced)        0.337     0.538    user_bram/wbs_adr_i_IBUF[22]
                                                                      f  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.045     0.583 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wb_clk_i
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[0]
                                                                      r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[10]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[10]
                                                                      r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[11]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[11]
                                                                      r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[12]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[12]
                                                                      r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[13]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[13]
                                                                      r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[14]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[14]
                                                                      r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOADO[15]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[15]
                                                                      r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[16]
                                                                      r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[17]
                                                                      r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 5.212ns (76.520%)  route 1.599ns (23.480%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.584     2.456    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.454     4.910 r  user_bram/RAM_reg/DOBDO[2]
                         net (fo=1, unplaced)         0.800     5.710    user_bram/BRAM_Do0[18]
                                                                      r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     5.834 r  user_bram/wbs_dat_o_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.634    wbs_dat_o_OBUF[18]
                                                                      r  wbs_dat_o_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.268 r  wbs_dat_o_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.268    wbs_dat_o[18]
                                                                      r  wbs_dat_o[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_ack_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.396ns (68.863%)  route 0.631ns (31.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  delay_cnt_reg[1]/Q
                         net (fo=6, unplaced)         0.294     1.119    delay_cnt[1]
                                                                      r  wbs_ack_o_OBUF_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.217 r  wbs_ack_o_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.554    wbs_ack_o_OBUF
                                                                      r  wbs_ack_o_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.705 r  wbs_ack_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.705    wbs_ack_o
                                                                      r  wbs_ack_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[0]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[0]
                                                                      r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[0]
                                                                      r  wbs_dat_o_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[0]
                                                                      r  wbs_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[10]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[10]
                                                                      r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[10]
                                                                      r  wbs_dat_o_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[10]
                                                                      r  wbs_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[11]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[11]
                                                                      r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[11]
                                                                      r  wbs_dat_o_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[11]
                                                                      r  wbs_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[12]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[12]
                                                                      r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[12]
                                                                      r  wbs_dat_o_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[12]
                                                                      r  wbs_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[13]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[13]
                                                                      r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[13]
                                                                      r  wbs_dat_o_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[13]
                                                                      r  wbs_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[14]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[14]
                                                                      r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[14]
                                                                      r  wbs_dat_o_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[14]
                                                                      r  wbs_dat_o[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOADO[15]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[15]
                                                                      r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[15]
                                                                      r  wbs_dat_o_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[15]
                                                                      r  wbs_dat_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[16]
                                                                      r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[16]
                                                                      r  wbs_dat_o_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[16]
                                                                      r  wbs_dat_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 user_bram/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wbs_dat_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.455ns  (logic 1.781ns (72.543%)  route 0.674ns (27.457%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.114     0.678    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      0.585     1.263 r  user_bram/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.337     1.600    user_bram/BRAM_Do0[17]
                                                                      r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  user_bram/wbs_dat_o_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     1.982    wbs_dat_o_OBUF[17]
                                                                      r  wbs_dat_o_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     3.133 r  wbs_dat_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.133    wbs_dat_o[17]
                                                                      r  wbs_dat_o[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  wb_clk_i

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_15/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_15/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[26]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_14/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_14/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[27]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_13/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_13/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[28]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_12/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_12/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[29]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_11/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_11/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[30]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_10/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_10/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[31]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_17/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_17/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[24]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[18]
                            (input port)
  Destination:            user_bram/RAM_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.522ns  (logic 1.344ns (29.713%)  route 3.178ns (70.287%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[18] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[18]
                                                                      f  wbs_adr_i_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[18]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_6/O
                         net (fo=2, unplaced)         1.122     3.017    user_bram/wbs_dat_o_OBUF[31]_inst_i_6_n_0
                                                                      f  user_bram/RAM_reg_i_19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.141 f  user_bram/RAM_reg_i_19/O
                         net (fo=8, unplaced)         0.457     3.598    user_bram/RAM_reg_i_19_n_0
                                                                      f  user_bram/RAM_reg_i_16/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.722 r  user_bram/RAM_reg_i_16/O
                         net (fo=1, unplaced)         0.800     4.522    user_bram/p_2_in[25]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            user_bram/RAM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.344ns (30.663%)  route 3.038ns (69.337%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[13]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=2, unplaced)         0.460     2.355    user_bram/wbs_dat_o_OBUF[31]_inst_i_8_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.479 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=40, unplaced)        0.979     3.458    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      r  user_bram/RAM_reg_i_18/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.582 r  user_bram/RAM_reg_i_18/O
                         net (fo=4, unplaced)         0.800     4.382    user_bram/BRAM_WE
                         RAMB18E1                                     r  user_bram/RAM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_adr_i[13]
                            (input port)
  Destination:            user_bram/RAM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.344ns (30.663%)  route 3.038ns (69.337%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wbs_adr_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_adr_i[13]
                                                                      f  wbs_adr_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  wbs_adr_i_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    user_bram/wbs_adr_i_IBUF[13]
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  user_bram/wbs_dat_o_OBUF[31]_inst_i_8/O
                         net (fo=2, unplaced)         0.460     2.355    user_bram/wbs_dat_o_OBUF[31]_inst_i_8_n_0
                                                                      f  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     2.479 r  user_bram/wbs_dat_o_OBUF[31]_inst_i_4/O
                         net (fo=40, unplaced)        0.979     3.458    user_bram/wbs_dat_o_OBUF[31]_inst_i_4_n_0
                                                                      r  user_bram/RAM_reg_i_18/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     3.582 r  user_bram/RAM_reg_i_18/O
                         net (fo=4, unplaced)         0.800     4.382    user_bram/BRAM_WE
                         RAMB18E1                                     r  user_bram/RAM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.439     2.128    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[0]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wb_rst_i_IBUF
                         FDCE                                         f  delay_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[0]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[1]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wb_rst_i_IBUF
                         FDCE                                         f  delay_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[1]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[2]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wb_rst_i_IBUF
                         FDCE                                         f  delay_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[2]/C

Slack:                    inf
  Source:                 wb_rst_i
                            (input port)
  Destination:            delay_cnt_reg[3]/CLR
                            (removal check against rising-edge clock wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wb_rst_i (IN)
                         net (fo=0)                   0.000     0.000    wb_rst_i
                                                                      f  wb_rst_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wb_rst_i_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wb_rst_i_IBUF
                         FDCE                                         f  delay_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    wb_clk_i_IBUF_BUFG
                         FDCE                                         r  delay_cnt_reg[3]/C

Slack:                    inf
  Source:                 wbs_dat_i[0]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[0] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[0]
                                                                      r  wbs_dat_i_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[0]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_dat_i[10]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[10] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[10]
                                                                      r  wbs_dat_i_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[10]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_dat_i[11]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[11] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[11]
                                                                      r  wbs_dat_i_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[11]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_dat_i[12]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[12] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[12]
                                                                      r  wbs_dat_i_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[12]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_dat_i[13]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[13] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[13]
                                                                      r  wbs_dat_i_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[13]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK

Slack:                    inf
  Source:                 wbs_dat_i[14]
                            (input port)
  Destination:            user_bram/RAM_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by wb_clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wbs_dat_i[14] (IN)
                         net (fo=0)                   0.000     0.000    wbs_dat_i[14]
                                                                      r  wbs_dat_i_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wbs_dat_i_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    user_bram/wbs_dat_i_IBUF[14]
                         RAMB18E1                                     r  user_bram/RAM_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock wb_clk_i rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wb_clk_i (IN)
                         net (fo=0)                   0.000     0.000    wb_clk_i
                                                                      r  wb_clk_i_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  wb_clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    wb_clk_i_IBUF
                                                                      r  wb_clk_i_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  wb_clk_i_IBUF_BUFG_inst/O
                         net (fo=6, unplaced)         0.259     1.032    user_bram/CLK
                         RAMB18E1                                     r  user_bram/RAM_reg/CLKBWRCLK





