<annotationInfo>
<item  id="30" filename="vga_bram_read_address.cpp" linenumber="76" name="op2_V_read_assign" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="op2_V_read_assign_fu_252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="33" filename="vga_bram_read_address.cpp" linenumber="17" name="tmp_6_i" contextFuncName="get_checkerboard_color" moduleName="axi_stream_to_vga" rtlName="tmp_6_i_fu_264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="39" filename="vga_bram_read_address.cpp" linenumber="95" name="tmp_4" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_4_fu_270_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="40" filename="vga_bram_read_address.cpp" linenumber="95" name="icmp" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="icmp_fu_280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="41" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_2_fu_286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="42" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_3" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_3_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="43" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp2_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="48" filename="vga_bram_read_address.cpp" linenumber="88" name="tmp_s" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_s_fu_316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="49" filename="vga_bram_read_address.cpp" linenumber="88" name="x_mid2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="x_mid2_fu_322_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="50" filename="vga_bram_read_address.cpp" linenumber="93" name="y_coordinate_V_mid2_s" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="y_coordinate_V_mid2_s_fu_330_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="51" filename="vga_bram_read_address.cpp" linenumber="93" name="y_coordinate_V_mid2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="y_coordinate_V_mid2_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="52" filename="vga_bram_read_address.cpp" linenumber="87" name="y_s" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="y_s_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="53" filename="vga_bram_read_address.cpp" linenumber="95" name="tmp_5" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_5_fu_350_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="54" filename="vga_bram_read_address.cpp" linenumber="95" name="icmp1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="icmp1_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="55" filename="vga_bram_read_address.cpp" linenumber="95" name="not_mid2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="not_mid2_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="56" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_2_mid1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_2_mid1_fu_375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="57" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_3_mid1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_3_mid1_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="58" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp2_mid1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp2_mid1_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="59" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp2_mid2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp2_mid2_fu_393_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="60" filename="vga_bram_read_address.cpp" linenumber="88" name="y_mid2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="y_mid2_fu_401_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="63" filename="vga_bram_read_address.cpp" linenumber="92" name="tmp_5_cast" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_5_cast_fu_409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="64" filename="vga_bram_read_address.cpp" linenumber="92" name="p_Val2_s" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="p_Val2_s_fu_413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="65" filename="vga_bram_read_address.cpp" linenumber="98" name="not_1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="not_1_fu_419_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="66" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_6" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_6_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="67" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp_7" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_7_fu_432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="68" filename="vga_bram_read_address.cpp" linenumber="101" name="tmp1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp1_fu_438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="69" filename="vga_bram_read_address.cpp" linenumber="101" name="or_cond2" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="or_cond2_fu_444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="89" filename="vga_bram_read_address.cpp" linenumber="115" name="R_temp_V" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="R_temp_V_read_assign_fu_122" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="95" filename="vga_bram_read_address.cpp" linenumber="6" name="tmp_8" contextFuncName="get_checkerboard_color" moduleName="axi_stream_to_vga" rtlName="tmp_8_fu_480_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="96" filename="vga_bram_read_address.cpp" linenumber="92" name="tmp_9" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_9_fu_488_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="97" filename="vga_bram_read_address.cpp" linenumber="92" name="tmp_1_i" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_1_i_fu_496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="98" filename="vga_bram_read_address.cpp" linenumber="92" name="tmp_2_i" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="tmp_2_i_fu_500_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
<item  id="132" filename="vga_bram_read_address.cpp" linenumber="88" name="x_1" contextFuncName="axi_stream_to_vga" moduleName="axi_stream_to_vga" rtlName="x_1_fu_510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/andrea/Documenti/vision/Ultrascale/hls/VGA/AXI_STREAM_TO_VGA"></item>
</annotationInfo>
