# 32-Bit Single-Cycle RISC-V Processor

![Language](https://img.shields.io/badge/Language-Verilog%20%7C%20SystemVerilog-blue)
![ISA](https://img.shields.io/badge/ISA-RISC--V%20RV32I-orange)
![Toolchain](https://img.shields.io/badge/Tools-Vivado%20%7C%20GTKWave-green)
![License](https://img.shields.io/badge/License-MIT-lightgrey)

## ğŸ“Œ Project Overview
This repository contains a fully synthesized **Register-Transfer Level (RTL)** implementation of a 32-bit Single-Cycle RISC-V Processor. Designed strictly according to the **RV32I Base Integer Instruction Set Architecture**, this core executes distinct instructionsâ€”from fetch to write-backâ€”in a single clock cycle.

The project demonstrates a rigorous modular hardware design approach, separating the Control Unit from the Datapath, and serves as a foundational project for understanding processor microarchitecture.

## âœ¨ Key Features
* **ISA Compliance:** Supports the core RISC-V RV32I instruction set (Arithmetic, Logical, Memory, Branching).
* **Harvard Architecture:** Separate **Instruction Memory (IMEM)** and **Data Memory (DMEM)** interfaces.
* **Modular Design:** Hierarchical Verilog modules for easier debugging and synthesis.
* **Synthesizable:** Written in clean, synthesizable Verilog suitable for FPGA implementation (e.g., Artix-7).
* **Self-Checking Verification:** Validated using a robust testbench infrastructure.

---

## ğŸ—ï¸ Architecture & Design

### 1. Conceptual Datapath
The architecture follows the standard single-cycle implementation as described in the reference textbook *Digital Design and Computer Architecture: RISC-V Edition*. The diagram below illustrates the flow of data through the Control Unit, ALU, Register File, and Memory interfaces.

![Conceptual Architecture](Architecture.png)

### 2. Vivado Design Hierarchy
The design is structured hierarchically to ensure clean separation of concerns. This structure corresponds directly to the design hierarchy used in verification and synthesis.

![Design Hierarchy](Structure.png)

### 3. Synthesized Logic (RTL Schematic)
The design was successfully synthesized in Xilinx Vivado. The schematic below visualizes the gate-level implementation and the connections between the `control_unit`, `datapath_unit`, and memory modules.

![Synthesized Schematic](schematic.png)

---

## ğŸ“‚ Repository Structure

```text
â”œâ”€â”€ rtl/                         # All Synthesizable Design Files
â”‚   â”œâ”€â”€ top/
â”‚   â”‚   â””â”€â”€ single_cycle_top.v   # Top-level wrapper
â”‚   â”œâ”€â”€ core/
â”‚   â”‚   â”œâ”€â”€ single_cycle_core.v
â”‚   â”‚   â”œâ”€â”€ control_unit/        # Control Logic
â”‚   â”‚   â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”‚   â”‚   â”œâ”€â”€ main_decoder.v
â”‚   â”‚   â”‚   â””â”€â”€ alu_decoder.v
â”‚   â”‚   â””â”€â”€ datapath/            # Datapath Components
â”‚   â”‚       â”œâ”€â”€ core_datapath.v
â”‚   â”‚       â”œâ”€â”€ pc.v
â”‚   â”‚       â”œâ”€â”€ register_file.v
â”‚   â”‚       â”œâ”€â”€ alu.v
â”‚   â”‚       â””â”€â”€ ... (muxes, extenders, etc.)
â”‚   â”œâ”€â”€ memory/                  # Memory Modules
â”‚   â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”‚   â””â”€â”€ data_memory.v
â”œâ”€â”€ tb/                          # Simulation Testbenches
â”‚   â”œâ”€â”€ single_cycle_tb.v        # Top-Level Testbench
â””â”€â”€ README.md
```
---

## âš™ï¸ Instruction Set Support
The processor implements the following subsets of the **RV32I** instruction set:

| Type | Instructions Implemented | Description |
| :--- | :--- | :--- |
| **R-Type** | `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLT`, `SLTU`, `SLL`, `SRL`, `SRA` | Register-Register Arithmetic & Logic |
| **I-Type** | `ADDI`, `ANDI`, `ORI`, `XORI`, `SLTI`, `SLTIU`, `LB`, `LH`, `LW`, `JALR`, `SLLI`, `SRLI`, `SRAI` | Immediate Arithmetic, Loads, Jump Reg |
| **S-Type** | `SB`, `SH`, `SW` | Store Operations (Byte, Half, Word) |
| **B-Type** | `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU` | Conditional Branching |
| **U-Type** | `LUI`, `AUIPC` | Upper Immediate Operations |
| **J-Type** | `JAL` | Unconditional Jumps |

---

## ğŸ”§ Simulation & Verification

The design has been verified using a **Self-Checking Testbench**.

**Testbench Location:** `tb/single_cycle_tb.v`

**Simulation Strategy:**
The testbench loads a hex file containing machine code into the Instruction Memory and monitors the CPU state at every clock edge. It compares the state of the processor against expected results to verify correctness.

**Steps to Run:**
1.  **Launch Simulator:** Open Vivado (or ModelSim/Icarus).
2.  **Add Files:** Add all files from the `rtl/` directory and the `tb/` directory.
3.  **Set Top Module:** Set `single_cycle_tb` as the **Top Module** for simulation.
4.  **Load Program:** Ensure the testbench is pointing to the correct hex file (usually defined in `instruction_memory.v` or via `$readmemh`).
5.  **Run:** Run Behavioral Simulation for 1000ns (or until the program halts).
6.  **Verify:** Check the waveform for the `Zero` flag and `ALUResult` to confirm the instructions are executing as expected.

---

## ğŸš€ Future Scope
* **Pipelining:** Convert the single-cycle design into a **5-stage pipeline** (IF, ID, EX, MEM, WB) to improve clock frequency and instruction throughput.
* **Hazard Handling:** Implement Forwarding and Stalling units to resolve data and control hazards in the pipelined version.
* **FPGA Implementation:** Synthesize the design for a Xilinx Artix-7 FPGA and map the I/O to board switches and LEDs.
* **Peripheral Integration:** Add support for UART or SPI protocols to enable communication with external devices.

---

## ğŸ“š References
* **Primary Text:** *Digital Design and Computer Architecture: RISC-V Edition* by Sarah L. Harris and David Harris.
* **ISA Specification:** *The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA*.

---

## ğŸ‘¨â€ğŸ’» Author
**Sumit Kumar Sengar**
* B.Tech in Electronics and Communication Engineering
* Delhi Technological University (DTU)
