/*
 * Copyright 2025 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */
#include "fsl_clock.h"
#include "PERI_CCM.h"
#include "PERI_CGUANA.h"
#include "fsl_modcon.h"
#include "PERI_MODCON.h"
/* Component ID definition, used by tools. */
#ifndef FSL_COMPONENT_ID
#define FSL_COMPONENT_ID "platform.drivers.clock"
#endif

/*******************************************************************************
 * Definitions
 ******************************************************************************/
/* To make full use of CM7 hardware FPU, use double instead of uint64_t in clock driver to
achieve better performance, it is depend on the IDE Floating point settings, if double precision is selected
in IDE, clock_64b_t will switch to double type automatically. only support IAR and MDK here */
#if __FPU_USED

#if (defined(__ICCARM__))

#if (__ARMVFP__ >= __ARMFPV5__) && \
    (__ARM_FP == 0xE) /*0xe implies support for half, single and double precision operations*/
typedef double clock_64b_t;
#else
typedef uint64_t clock_64b_t;
#endif

#elif (defined(__GNUC__))

#if (__ARM_FP == 0xE) /*0xe implies support for half, single and double precision operations*/
typedef double clock_64b_t;
#else
typedef uint64_t clock_64b_t;
#endif

#elif defined(__CC_ARM) || defined(__ARMCC_VERSION)

#if defined __TARGET_FPU_FPV5_D16
typedef double clock_64b_t;
#else
typedef uint64_t clock_64b_t;
#endif

#else
typedef uint64_t clock_64b_t;
#endif

#else
typedef uint64_t clock_64b_t;
#endif

/*******************************************************************************
 * Variables
 ******************************************************************************/
const clock_name_t s_clockSourceNameCGU[][4] = {
    /*SRC0,                        SRC1,                        SRC2,                       SRC3,                           index      name   */ \
    { kCLOCK_SRC_OSC_24M,          kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 0 SXOSC */ \
    { kCLOCK_SRC_FRO_192M,         kCLOCK_SRC_OSC_24M,          kCLOCK_SRC_LPOSC_12M_CORE,  kCLOCK_SRC_LPOSC_1M_CORE },  /* CGU ROOT 1 BASE */ \
    { kCLOCK_SRC_FRO_24M,          kCLOCK_SRC_OSC_24M,          kCLOCK_SRC_LPOSC_12M_CORE,  kCLOCK_SRC_LPOSC_1M_CORE },  /* CGU ROOT 2 LOW */ \
    { kCLOCK_SRC_MAINPLL_DIV4,     kCLOCK_SRC_MAINPLL_DIV5,     kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 3 MAINPLL_DIVX */ \
    { kCLOCK_SRC_SYSPLL_DIV4,      kCLOCK_SRC_SYSPLL_DIV5,      kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 4 SYSPLL_DIVX */ \
    { kCLOCK_SRC_MAINPLL_DIVOUT1,  kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_SYSPLL_DIVOUT1,  kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 5 PLL_PFDX */ \
    { kCLOCK_SRC_MAINPLL_DIVOUT1,  kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_SYSPLL_DIVOUT1,  kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 6 MEDIA_PFDX */ \
    { kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_SYSPLL_DIVOUT1,  kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 7 MAINPFDX */ \
    { kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_SYSPLL_DIVOUT1,  kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 8 COMMPFDX */ \
    { kCLOCK_SRC_MAINPLL_DIV4,     kCLOCK_SRC_MAINPLL_DIV5,     kCLOCK_SRC_SYSPLL_DIV4,     kCLOCK_SRC_SYSPLL_DIV5 },    /* CGU ROOT 9 MAINDIVX */ \
    { kCLOCK_SRC_SAI0_MCLK,        kCLOCK_SRC_SAI1_MCLK,        kCLOCK_SRC_SAI2_MCLK,       kCLOCK_SRC_LPOSC_12M_CORE }, /* CGU ROOT 10 SAIMCLK */ \
    { kCLOCK_SRC_SAI0_MCLK,        kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 11 SAIMCLK0 */ \
    { kCLOCK_SRC_SAI1_MCLK,        kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 12 SAIMCLK1 */ \
    { kCLOCK_SRC_SAI2_MCLK,        kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 13 SAIMCLK2 */ \
    { kCLOCK_SRC_LPOSC_12M_CORE,   kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 14 LP12M_CORE */ \
    { kCLOCK_SRC_LPOSC_1M_CORE,    kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 15 LP1M_CORE */ \
    { kCLOCK_SRC_LPOSC32K,         kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 16 ULP32K */ \
    { kCLOCK_SRC_FRO_192M,         kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 17 FRO192M */ \
    { kCLOCK_SRC_FRO_96M,          kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 18 FRO96M */ \
    { kCLOCK_SRC_FRO_48M,          kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 19 FRO48M */ \
    { kCLOCK_SRC_FRO_24M,          kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 20 FRO24M */ \
    { kCLOCK_SRC_SYSPLL_DIV4,      kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 21 SYSPLLDIV4 */ \
    { kCLOCK_SRC_SYSPLL_DIV5,      kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 22 SYSPLLDIV5 */ \
    { kCLOCK_SRC_SYSPLL_DIV4,      kCLOCK_SRC_SYSPLL_DIV5,      kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 23 SYSPLLDIVX */ \
    { kCLOCK_SRC_MAINPLL_DIV4,     kCLOCK_SRC_MAINPLL_DIV5,     kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 24 MAINPLLDIVX */ \
    { kCLOCK_SRC_MAINPLL_DIV8,     kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 25 MAINPLLDIV8 */ \
    { kCLOCK_SRC_MAINPLL_DIV10,    kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 26 MAINPLLDIV10 */ \
    { kCLOCK_SRC_MAINPLL_DIV20,    kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 27 MAINPLLDIV20 */ \
    { kCLOCK_SRC_AUDIOPLL_DIVOUT,  kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 28 AUDIOPLL */ \
    { kCLOCK_SRC_VIDEOPLL_DIVOUT,  kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 29 VIDEOPLL */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_PLL_PFDX },       /* CGU ROOT 30 MAIN (renamed from CPU) */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_MAINPLL_DIVOUT1, kCLOCK_SRC_PLL_PFDX },       /* CGU ROOT 31 NPU */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_SYSPLL_DIVOUT2,  kCLOCK_SRC_PLL_PFDX },       /* CGU ROOT 32 MEDIABUS */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_SYSPLL_DIVOUT2,   kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVX },    /* CGU ROOT 33 AUDIOBUS */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_SYSPLL_DIVOUT2,   kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVX },    /* CGU ROOT 34 COMMBUS */ \
    { kCLOCK_SRC_LOW,              kCLOCK_SRC_FRO_192M,         kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 35 WAKEBUS */ \
    { kCLOCK_SRC_LOW,              kCLOCK_SRC_FRO_48M,          kCLOCK_SRC_MAINPLL_DIV10,   kCLOCK_SRC_SYSPLL_DIV10 },   /* CGU ROOT 36 SYSCON_PDMAIN */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT0,  kCLOCK_SRC_SYSPLL_DIVOUT0,  kCLOCK_SRC_SYSPLL_DIVOUT1 }, /* CGU ROOT 37 PERI0 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT1,  kCLOCK_SRC_SYSPLL_DIVOUT0,  kCLOCK_SRC_SYSPLL_DIVOUT1 }, /* CGU ROOT 38 PERI1 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_SYSPLL_DIVOUT0,  kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 39 PERI2 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT2,  kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 40 PERI3 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT0,  kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 41 PERI4 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT0,  kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 42 PERI5 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIVOUT1,  kCLOCK_SRC_MAINPLL_DIVX,    kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 43 PERI6 */ \
    { kCLOCK_SRC_LOW,              kCLOCK_SRC_FRO_192M,         kCLOCK_SRC_MAINPLL_DIVOUT2, kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 44 PERI7 */ \
    { kCLOCK_SRC_LOW,              kCLOCK_SRC_AUDIOPLL_DIVOUT,  kCLOCK_SRC_VIDEOPLL_DIVOUT, kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 45 AUDIO */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_AUDIOPLL_DIVOUT,  kCLOCK_SRC_VIDEOPLL_DIVOUT, kCLOCK_SRC_MEDIA_PFDX },     /* CGU ROOT 46 VIDEO */ \
    { kCLOCK_SRC_FRO_48M,          kCLOCK_SRC_MAINPLL_DIVOUT1,  kCLOCK_SRC_MAINPLL_DIVOUT2, kCLOCK_SRC_SYSPLL_DIVOUT2 }, /* CGU ROOT 47 USB1 */ \
    { kCLOCK_SRC_BASE,             kCLOCK_SRC_MAINPLL_DIV8,     kCLOCK_SRC_MAINPLL_DIV20,   kCLOCK_SRC_SYSPLL_DIV20 },   /* CGU ROOT 48 ETH */ \
    { kCLOCK_SRC_TIE_LOW,          kCLOCK_SRC_COREPLL_OUT,      kCLOCK_SRC_MAINPLL_DIVOUT0, kCLOCK_SRC_SYSPLL_DIVOUT0 }, /* CGU ROOT 49 TEST */
#if 0
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,            kCLOCK_SRC_FRO192M,         kCLOCK_SRC_MAINPLLDIV10 },   /* CGU ROOT 50 CLKOUT */
    { kCLOCK_SRC_FRO192M,          kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 51 MAIN_FRO192M */
    { kCLOCK_SRC_ULP32K,           kCLOCK_SRC_Invalid,          kCLOCK_SRC_Invalid,         kCLOCK_SRC_Invalid },        /* CGU ROOT 52 MAIN_ULP32K */
#endif
};

const clock_name_t s_clockSourceNameCMPT[][4] = {
    /*SRC0,                  SRC1,                SRC2,               SRC3,                         index      name   */ \
    { kCLOCK_SRC_MAIN,       kCLOCK_SRC_Invalid,  kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },      /* CMPT ROOT 0 CMPT */ \
    { kCLOCK_SRC_CPU,        kCLOCK_SRC_Invalid,  kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },      /* CMPT ROOT 1 CPU */ \
    { kCLOCK_SRC_NPU,        kCLOCK_SRC_Invalid,  kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },      /* CMPT ROOT 2 NPU */ \
    { kCLOCK_SRC_LP1M_CORE,  kCLOCK_SRC_SXOSC,    kCLOCK_SRC_PERI4,   kCLOCK_SRC_MAINPLLDIV10 }, /* CMPT ROOT 3 SYSTICK0 */ \
    { kCLOCK_SRC_LP1M_CORE,  kCLOCK_SRC_SXOSC,    kCLOCK_SRC_PERI4,   kCLOCK_SRC_MAINPLLDIV10 }, /* CMPT ROOT 4 SYSTICK1 */ \
};

const clock_name_t s_clockSourceNameMAIN[][4] = {
    /*SRC0,                        SRC1,                      SRC2,                  SRC3,                         index      name   */ \
    { kCLOCK_SRC_MAIN,             kCLOCK_SRC_TIE_LOW,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },      /* MAIN ROOT 0 MAIN */ \
    { kCLOCK_SRC_MAIN_PERI0_DIV2,  kCLOCK_SRC_MAINPFDX_DIV2,  kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },   /* MAIN ROOT 1 XSPI0 */ \
    { kCLOCK_SRC_MAIN_PERI1_DIV2,  kCLOCK_SRC_MAINPFDX_DIV2,  kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },   /* MAIN ROOT 2 XSPI1 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 3 I3C0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 4 LPI2C0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 5 LPI2C1 */ \
    { kCLOCK_SRC_PERI2,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 6 LPSPI0 */ \
    { kCLOCK_SRC_PERI2,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 7 LPSPI1 */ \
    { kCLOCK_SRC_PERI2,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 8 LPSPI2 */ \
    { kCLOCK_SRC_PERI2,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 9 LPSPI3 */ \
    { kCLOCK_SRC_PERI2,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 10 LPSPI4 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 11 LPUART0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 12 LPUART1 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 13 LPUART2 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 14 LPUART3 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 15 LPUART4 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 16 LPUART5 */ \
    { kCLOCK_SRC_PERI1,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 17 FLEXCAN0 */ \
    { kCLOCK_SRC_PERI1,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 18 FLEXCAN1 */ \
    { kCLOCK_SRC_PERI1,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 19 FLEXCAN2 */ \
    { kCLOCK_SRC_PERI1,            kCLOCK_SRC_PERI4,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 20 FLEXCAN_GFCLK */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_SXOSC },        /* MAIN ROOT 21 QTPM0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 22 LPIT0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 23 LPIT1 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 24 ADC0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 25 ADC1 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 26 SINC0 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 27 SINC1 */ \
    { kCLOCK_SRC_PERI0,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 28 FLEXIO0 */ \
    { kCLOCK_SRC_PERI0,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 29 FLEXIO1 */ \
    { kCLOCK_SRC_PERI0,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 30 FLEXIO2 */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_SYSPLLDIV4,     kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINDIVX },     /* MAIN ROOT 31 TPIU */ \
    { kCLOCK_SRC_FRO96M,           kCLOCK_SRC_MAINPLLDIV10,   kCLOCK_SRC_TIE_LOW,    kCLOCK_SRC_Invalid },      /* MAIN ROOT 32 CSSI_REFCLK */ \
    { kCLOCK_SRC_SXOSC,            kCLOCK_SRC_MAINPLLDIV10,   kCLOCK_SRC_FRO192M,    kCLOCK_SRC_FRO24M },       /* MAIN ROOT 33 OTP */ \
    { kCLOCK_SRC_PERI3,            kCLOCK_SRC_PERI5,          kCLOCK_SRC_FRO192M,    kCLOCK_SRC_MAINPLLDIV10 }, /* MAIN ROOT 34 CLKOUT */ \
    { kCLOCK_SRC_FRO192M,          kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },      /* MAIN ROOT 35 MAIN_FRO192M */ \
    { kCLOCK_SRC_ULP32K,           kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },      /* MAIN ROOT 36 MAIN_ULP32K */ \
};

const clock_name_t s_clockSourceNameWAKE[][4] = {
    /*SRC0,                   SRC1,                   SRC2,                  SRC3,                      index      name   */ \
    { kCLOCK_SRC_WAKEBUS,     kCLOCK_SRC_LP12M_WAKE,  kCLOCK_SRC_LP2M_WAKE,  kCLOCK_SRC_Invalid },   /* WAKE ROOT 0 WAKE */ \
    { kCLOCK_SRC_SXOSC,       kCLOCK_SRC_Invalid,     kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 1 WAKE_SXOSC */ \
    { kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_Invalid,     kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 2 WAKE_LP1M */ \
    { kCLOCK_SRC_LP12M_WAKE,  kCLOCK_SRC_Invalid,     kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 3 WAKE_LP12M */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_Invalid,     kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 4 WAKE_ULP32K */ \
    { kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_LP12M_WAKE,  kCLOCK_SRC_LP2M_WAKE,  kCLOCK_SRC_Invalid },   /* WAKE ROOT 5 WAKE_LPCLK */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 6 I3C1 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 7 LPI2C2 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 8 LPI2C3 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 9 LPSPI0 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_ULP32K },    /* WAKE ROOT 10 LPUART0 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_ULP32K },    /* WAKE ROOT 11 LPUART1 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_AUDIO,       kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SAIMCLK },   /* WAKE ROOT 12 DMIC1_APPCLK */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_AUDIO,       kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_ULP32K },    /* WAKE ROOT 13 QTPM0 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 14 LPTMR0 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 15 LPTMR1 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_TIE_LOW,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 16 SWT0 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_TIE_LOW,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 17 SWT1 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_LP1M_WAKE,   kCLOCK_SRC_TIE_LOW,    kCLOCK_SRC_Invalid },   /* WAKE ROOT 18 EWM */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 19 ACMP0 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 20 ACMP1 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 21 ACMP2 */ \
    { kCLOCK_SRC_PERI7,       kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_SXOSC },     /* WAKE ROOT 22 ACMP3 */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_LP1M_WAKE }, /* WAKE ROOT 23 ACMP0_RRCLK */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_LP1M_WAKE }, /* WAKE ROOT 24 ACMP1_RRCLK */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_LP1M_WAKE }, /* WAKE ROOT 25 ACMP2_RRCLK */ \
    { kCLOCK_SRC_ULP32K,      kCLOCK_SRC_FRO24M,      kCLOCK_SRC_WAKE_LPCLK, kCLOCK_SRC_LP1M_WAKE }, /* WAKE ROOT 26 ACMP3_RRCLK */ \
};

const clock_name_t s_clockSourceNameCOMM[][4] = {
    /*SRC0,                        SRC1,                      SRC2,                  SRC3,                        index      name   */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },     /* COMM ROOT 0 COMM */ \
    { kCLOCK_SRC_ULP32K,           kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },     /* COMM ROOT 1 COMM_ULP32K */ \
    { kCLOCK_SRC_COMM_PERI1_DIV2,  kCLOCK_SRC_COMMPFDX_DIV2,  kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },  /* COMM ROOT 2 USDHC0 */ \
    { kCLOCK_SRC_COMM_PERI2_DIV2,  kCLOCK_SRC_COMMPFDX_DIV2,  kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },  /* COMM ROOT 3 USDHC1 */ \
    { kCLOCK_SRC_PERI1,            kCLOCK_SRC_PERI2,          kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },  /* COMM ROOT 4 XSPIR */ \
    { kCLOCK_SRC_SXOSC,            kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },     /* COMM ROOT 5 USB0_PHYCLK */ \
    { kCLOCK_SRC_FRO48M,           kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },     /* COMM ROOT 6 USB0_FRO48M */ \
    { kCLOCK_SRC_USB1,             kCLOCK_SRC_USBPLL_OUT,     kCLOCK_SRC_USBPLL_48M, kCLOCK_SRC_FRO48M },      /* COMM ROOT 7 USB1 */ \
    { kCLOCK_SRC_ULP32K,           kCLOCK_SRC_LP1M_CORE,      kCLOCK_SRC_SXOSC,      kCLOCK_SRC_TIE_LOW },     /* COMM ROOT 8 USB0_WAKECLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_ETH,            kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_MAINPLLDIV8 }, /* COMM ROOT 9 ETH0_TRXCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_ETH,            kCLOCK_SRC_SXOSC,      kCLOCK_SRC_MAINPLLDIV8 }, /* COMM ROOT 10 ETH0_TIMERCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_ETH,            kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_MAINPLLDIV8 }, /* COMM ROOT 11 ETH1_TRXCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_ETH,            kCLOCK_SRC_SXOSC,      kCLOCK_SRC_MAINPLLDIV8 }, /* COMM ROOT 12 ETH1_TIMERCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_ETH,            kCLOCK_SRC_SXOSC,      kCLOCK_SRC_MAINPLLDIV8 }, /* COMM ROOT 13 ETH_REFCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_MAINPLLDIV10,   kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },  /* COMM ROOT 14 XENO0_LIWCLK */ \
    { kCLOCK_SRC_COMMBUS,          kCLOCK_SRC_MAINPLLDIV10,   kCLOCK_SRC_SYSPLLDIV4, kCLOCK_SRC_SYSPLLDIV5 },  /* COMM ROOT 15 XENO1_LIWCLK */ \
    { kCLOCK_SRC_MAINPLLDIV10,     kCLOCK_SRC_Invalid,        kCLOCK_SRC_Invalid,    kCLOCK_SRC_Invalid },     /* COMM ROOT 16 DLL_REFCLK */ \
};

const clock_name_t s_clockSourceNameAUDIO[][4] = {
    /*SRC0,                 SRC1,                 SRC2,                    SRC3,                     index      name   */ \
    { kCLOCK_SRC_AUDIOBUS,  kCLOCK_SRC_Invalid,   kCLOCK_SRC_Invalid,      kCLOCK_SRC_Invalid },  /* AUDIO ROOT 0 AUDIO */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK },  /* AUDIO ROOT 1 DMIC0_APPCLK */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK0 }, /* AUDIO ROOT 2 SAI0_MCLK0 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK },  /* AUDIO ROOT 3 SAI0_MCLK1 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK1 }, /* AUDIO ROOT 4 SAI1_MCLK0 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK },  /* AUDIO ROOT 5 SAI1_MCLK1 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK2 }, /* AUDIO ROOT 6 SAI2_MCLK0 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK },  /* AUDIO ROOT 7 SAI2_MCLK1 */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_AUDIO,        kCLOCK_SRC_SAIMCLK },  /* AUDIO ROOT 8 SPDIF_TXCLK */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_MAINPLLDIV10, kCLOCK_SRC_AUDIOBUS }, /* AUDIO ROOT 9 SPDIF_CDRCLK */ \
    { kCLOCK_SRC_PERI6,     kCLOCK_SRC_AUDIOPLL,  kCLOCK_SRC_MAINPLLDIV10, kCLOCK_SRC_AUDIOBUS }, /* AUDIO ROOT 10 ASRC */ \
};

const clock_name_t s_clockSourceNameMEDIA[][4] = {
    /*SRC0,                     SRC1,                     SRC2,               SRC3,                     index      name   */ \
    { kCLOCK_SRC_MEDIABUS,      kCLOCK_SRC_Invalid,       kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },  /* MEDIA ROOT 0 MEDIA */ \
    { kCLOCK_SRC_MAINPLLDIV10,  kCLOCK_SRC_MIPIPLL_DIV8,  kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },  /* MEDIA ROOT 1 MEDIAPLL */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 2 MIPICSI_ESCCLK */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 3 MIPICSI */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 4 MIPIDSI_ESCCLK */ \
    { kCLOCK_SRC_SXOSC,         kCLOCK_SRC_Invalid,       kCLOCK_SRC_Invalid, kCLOCK_SRC_Invalid },  /* MEDIA ROOT 5 MIPIDSI_REFCLK */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 6 MIPIDSI */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 7 REFORMAT */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_VIDEOPLL,      kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 8 DCPIXEL */ \
    { kCLOCK_SRC_PERI5,         kCLOCK_SRC_SXOSC,         kCLOCK_SRC_VIDEO,   kCLOCK_SRC_MEDIAPLL }, /* MEDIA ROOT 9 CSI_MCLKOUT */ \
};

/*******************************************************************************
 * Prototypes
 ******************************************************************************/

/*******************************************************************************
 * Code
 ******************************************************************************/
static CCM_Type* locateClkRoot(clock_root_t target, uint32_t* index)
{
    CCM_Type* targetCCM = MAIN__CCM;
    *index = 0;

    // Determine which SS the clock node belongs to and its inner index
    if (target <= kCLOCK_Root_CGU_END) {
        // CGUDIG
        targetCCM = SYSCON__CCM;
        *index = target; 
    }
    else if (target <= kCLOCK_Root_CMPT_END) {
        // AUDIO
        targetCCM = CMPT__CCM;
        *index = target - kCLOCK_Root_CMPT_START;
    }
    else if (target <= kCLOCK_Root_MAIN_END) {
        // MAIN
        targetCCM = MAIN__CCM;
        *index = target - kCLOCK_Root_MAIN_START;
    }
    else if (target <= kCLOCK_Root_WAKE_END) {
        // WAKE
        targetCCM = WAKE__CCM;
        *index = target - kCLOCK_Root_WAKE_START;
    }
    else if (target <= kCLOCK_Root_COMM_END) {
        // COMM
        targetCCM = COMM__CCM;
        *index = target - kCLOCK_Root_COMM_START;
    }
    else if (target <= kCLOCK_Root_AUDIO_END) {
        // CMPT
        targetCCM = AUDIO__CCM;
        *index = target - kCLOCK_Root_AUDIO_START;
    }
    else if (target <= kCLOCK_Root_MEDIA_END) {
        // MEDIA
        targetCCM = MEDIA__CCM;
        *index = target - kCLOCK_Root_MEDIA_START;
    }

    return targetCCM;
}

/*!
 * @brief Set CCM Root Clock MUX node to certain value.
 *
 * @param root Which root clock node to set, see \ref clock_root_t.
 * @param src Clock mux value to set, different mux has different value range. See \ref clock_root_mux_source_t.
 */
void CLOCK_SetRootClockMux(clock_root_t root, clock_root_mux_source_t src)
{
    CCM_Type* targetCCM;
    uint32_t index;
    assert(src < 4U);
    targetCCM = locateClkRoot(root, &index);
    targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
        (targetCCM->CLOCK_ROOT[index].SLICE_CONTROL & ~(CCM_SLICE_CONTROL_MUX_MASK)) | CCM_SLICE_CONTROL_MUX(src);
    __DSB();
    __ISB();

#if __CORTEX_M == 85
    (void)targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
#endif
}

/*!
 * @brief Get CCM Root Clock MUX value.
 *
 * @param root Which root clock node to get, see \ref clock_root_t.
 * @return Clock mux value.
 */
uint32_t CLOCK_GetRootClockMux(clock_root_t root)
{
    CCM_Type* targetCCM;
    uint32_t index;
    targetCCM = locateClkRoot(root, &index);
    return (targetCCM->CLOCK_ROOT[index].STATUS0 & CCM_STATUS0_MUX_MASK) >> CCM_STATUS0_MUX_SHIFT;
}

/*!
 * @brief Get CCM Root Clock Source.
 *
 * @param root Which root clock node to get, see \ref clock_root_t.
 * @param src Clock mux value to get, see \ref clock_root_mux_source_t.
 * @return Clock source
 */
clock_name_t CLOCK_GetRootClockSource(clock_root_t root, uint32_t src)
{
    CCM_Type* targetCCM;
    uint32_t index;
    targetCCM = locateClkRoot(root, &index);
    if (targetCCM == SYSCON__CCM)
        return s_clockSourceNameCGU[index][src];
    else if (targetCCM == CMPT__CCM)
        return s_clockSourceNameCMPT[index][src];
    else if (targetCCM == MAIN__CCM)
        return s_clockSourceNameMAIN[index][src];
    else if (targetCCM == WAKE__CCM)
        return s_clockSourceNameWAKE[index][src];
    else if (targetCCM == COMM__CCM)
        return s_clockSourceNameCOMM[index][src];
    else if (targetCCM == AUDIO__CCM)
        return s_clockSourceNameAUDIO[index][src];
    else if (targetCCM == MEDIA__CCM)
        return s_clockSourceNameMEDIA[index][src];
    else
        return kCLOCK_SRC_Invalid;
}

/*!
 * @brief Set CCM Root Clock DIV certain value.
 *
 * @param root Which root clock to set, see \ref clock_root_t.
 * @param div Clock div value to set, different divider has different value range.
 */
void CLOCK_SetRootClockDiv(clock_root_t root, uint32_t div)
{
    CCM_Type* targetCCM;
    uint32_t index;

    assert(div);
    targetCCM = locateClkRoot(root, &index);
    targetCCM->CLOCK_ROOT[index].SLICE_CONTROL = (targetCCM->CLOCK_ROOT[index].SLICE_CONTROL & ~CCM_SLICE_CONTROL_DIV_MASK) |
                                    CCM_SLICE_CONTROL_DIV((uint32_t)div - 1UL);
    __DSB();
    __ISB();
#if __CORTEX_M == 85
    (void)targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
#endif
}

/*!
 * @brief Get CCM DIV node value.
 *
 * @param root Which root clock node to get, see \ref clock_root_t.
 * @return divider set for this root
 */
uint32_t CLOCK_GetRootClockDiv(clock_root_t root)
{
    CCM_Type* targetCCM;
    uint32_t index;
    targetCCM = locateClkRoot(root, &index);

    return ((targetCCM->CLOCK_ROOT[index].STATUS0 & CCM_STATUS0_DIV_MASK) >> CCM_STATUS0_DIV_SHIFT) + 1UL;
}

/*!
 * @brief Power Off Root Clock
 *
 * @param root Which root clock node to set, see \ref clock_root_t.
 */
void CLOCK_PowerOffRootClock(clock_root_t root)
{
    CCM_Type* targetCCM;
    uint32_t index;
    targetCCM = locateClkRoot(root, &index);

    if (0UL == (targetCCM->CLOCK_ROOT[index].STATUS0 & CCM_STATUS0_OFF_MASK))
    {
        targetCCM->CLOCK_ROOT[index].SLICE_CONTROL |= CCM_SLICE_CONTROL_SHUTDOWN_MASK;
        __DSB();
        __ISB();
#if __CORTEX_M == 85
        (void)targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
#endif
    }
}

/*!
 * @brief Power On Root Clock
 *
 * @param root Which root clock node to set, see \ref clock_root_t.
 */
void CLOCK_PowerOnRootClock(clock_root_t root)
{
    CCM_Type* targetCCM;
    uint32_t index;
    targetCCM = locateClkRoot(root, &index);

    targetCCM->CLOCK_ROOT[index].SLICE_CONTROL &= ~CCM_SLICE_CONTROL_SHUTDOWN_MASK;
    __DSB();
    __ISB();
#if __CORTEX_M == 85
    (void)targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
#endif
}

/*!
 * @brief Configure Root Clock
 *
 * @param root Which root clock node to set, see \ref clock_root_t.
 * @param config root clock config, see \ref clock_root_config_t
 */
void CLOCK_SetRootClock(clock_root_t root, const clock_root_config_t *config)
{
    CCM_Type* targetCCM;
    uint32_t index;

    bool secondDivPresent;
    uint32_t status0, status1, curDiv, curSndDiv, newDiv, newSndDiv;
    uint32_t sliceCtrl;

    // TODO : More stable algorithm is needed for which clock gate need to turn off
    //        before a specific clock root is configured. A table is needed from
    //        documentation

    assert(config);
    targetCCM = locateClkRoot(root, &index);

    /* Divider fields in SLICE_CONTROL and STATUS0 are (actual - 1); compare raw
     * register values so the sequencing below is straightforward. */
    status0          = targetCCM->CLOCK_ROOT[index].STATUS0;
    status1          = targetCCM->CLOCK_ROOT[index].STATUS1;
    curDiv           = (status0 & CCM_STATUS0_DIV_MASK)     >> CCM_STATUS0_DIV_SHIFT;
    curSndDiv        = (status0 & CCM_STATUS0_SND_DIV_MASK) >> CCM_STATUS0_SND_DIV_SHIFT;
    secondDivPresent = (status1 & CCM_STATUS1_SECOND_DIVIDER_PRESENT_MASK) != 0UL;
    newDiv           = (uint32_t)config->div    - 1UL;
    newSndDiv        = (config->sndDiv == 0) ? 0 : (uint32_t)config->sndDiv - 1UL;

    /* Grow dividers BEFORE the mux change; shrink AFTER. This keeps the output
     * frequency at or below the target across the mux transition and prevents
     * the surge that a single-write mux+div update can cause. */
    if (secondDivPresent && (newSndDiv > curSndDiv))
    {
        sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
        targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
            (sliceCtrl & ~CCM_SLICE_CONTROL_SND_DIV_MASK) | CCM_SLICE_CONTROL_SND_DIV(newSndDiv);
    }

    if (newDiv > curDiv)
    {
        sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
        targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
            (sliceCtrl & ~CCM_SLICE_CONTROL_DIV_MASK) | CCM_SLICE_CONTROL_DIV(newDiv);
    }

    sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
    targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
        (sliceCtrl & ~CCM_SLICE_CONTROL_MUX_MASK) | CCM_SLICE_CONTROL_MUX(config->mux);

    if (newDiv < curDiv)
    {
        sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
        targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
            (sliceCtrl & ~CCM_SLICE_CONTROL_DIV_MASK) | CCM_SLICE_CONTROL_DIV(newDiv);
    }

    if (secondDivPresent && (newSndDiv < curSndDiv))
    {
        sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
        targetCCM->CLOCK_ROOT[index].SLICE_CONTROL =
            (sliceCtrl & ~CCM_SLICE_CONTROL_SND_DIV_MASK) | CCM_SLICE_CONTROL_SND_DIV(newSndDiv);
    }

    sliceCtrl = targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
    if (config->clockShutdown)
    {
        sliceCtrl |= CCM_SLICE_CONTROL_SHUTDOWN_MASK;
    }
    else
    {
        sliceCtrl &= ~CCM_SLICE_CONTROL_SHUTDOWN_MASK;
    }
    targetCCM->CLOCK_ROOT[index].SLICE_CONTROL = sliceCtrl;

    __DSB();
    __ISB();
#if __CORTEX_M == 85
    (void)targetCCM->CLOCK_ROOT[index].SLICE_CONTROL;
#endif
}

/*******************************************************************************
 * MODCON-controlled clock-tree muxes (MCUX-88602)
 *
 * Set-side counterpart to the Case-3 / OSC_24M branches of
 * CLOCK_GetClockSrcFreq. The canonical MODCON instance for each Mx must match
 * what the Get path reads so all readers see the same /2 selection -- see the
 * shared-Mx note above s_clockSrcRootMap.
 ******************************************************************************/

void CLOCK_SetOsc24mSource(clock_osc_24m_src_t src)
{
    uint32_t cfg = MODCON_GetCFG((uint32_t)kModCon_MAIN_CLK24M_SEL, 0U);
    cfg = (cfg & ~MODCON_CFG_SEL_MASK) | MODCON_CFG_SEL((uint32_t)src);
    MODCON_SetCFG((uint32_t)kModCon_MAIN_CLK24M_SEL, 0U, cfg);
}

clock_osc_24m_src_t CLOCK_GetOsc24mSource(void)
{
    uint32_t cfg = MODCON_GetCFG((uint32_t)kModCon_MAIN_CLK24M_SEL, 0U);
    return ((cfg & MODCON_CFG_SEL_MASK) == 0U) ? kCLOCK_Osc24mSrc_FRO_24M : kCLOCK_Osc24mSrc_SXOSC;
}

static bool clockSrcDiv2Lookup(clock_name_t src, uint32_t *modcon, uint32_t *mask)
{
    switch (src)
    {
        case kCLOCK_SRC_MAIN_PERI0_DIV2:
            *modcon = (uint32_t)kModCon_MAIN_XSPI0;
            *mask   = MODCON_CFG_PERI_ROOTCLK0_MASK;
            return true;
        case kCLOCK_SRC_MAIN_PERI1_DIV2:
            *modcon = (uint32_t)kModCon_MAIN_XSPI1;
            *mask   = MODCON_CFG_PERI_ROOTCLK1_MASK;
            return true;
        case kCLOCK_SRC_MAINPFDX_DIV2:
            /* Shared XSPI0/XSPI1 source -- XSPI0 is the canonical instance. */
            *modcon = (uint32_t)kModCon_MAIN_XSPI0;
            *mask   = MODCON_CFG_MAINPFDX_ROOTCLK_MASK;
            return true;
        case kCLOCK_SRC_COMM_PERI1_DIV2:
            *modcon = (uint32_t)kModCon_COMM_USDHC0;
            *mask   = MODCON_CFG_PERI_ROOTCLK1_SEL_DIV2_MASK;
            return true;
        case kCLOCK_SRC_COMM_PERI2_DIV2:
            *modcon = (uint32_t)kModCon_COMM_USDHC1;
            *mask   = MODCON_CFG_PERI_ROOTCLK2_SEL_DIV2_MASK;
            return true;
        case kCLOCK_SRC_COMMPFDX_DIV2:
            /* Shared USDHC0/USDHC1 source -- USDHC0 is the canonical instance. */
            *modcon = (uint32_t)kModCon_COMM_USDHC0;
            *mask   = MODCON_CFG_COMMPFDX_ROOTCLK_SEL_DIV2_MASK;
            return true;
        default:
            return false;
    }
}

void CLOCK_SetClockSrcDiv2(clock_name_t src, bool useDiv2)
{
    uint32_t modcon = 0U, mask = 0U, cfg;

    if (!clockSrcDiv2Lookup(src, &modcon, &mask))
    {
        return;
    }
    cfg = MODCON_GetCFG(modcon, 0U);
    if (useDiv2)
    {
        cfg |= mask;
    }
    else
    {
        cfg &= ~mask;
    }
    MODCON_SetCFG(modcon, 0U, cfg);
}

bool CLOCK_GetClockSrcDiv2(clock_name_t src)
{
    uint32_t modcon = 0U, mask = 0U;

    if (!clockSrcDiv2Lookup(src, &modcon, &mask))
    {
        return false;
    }
    return (MODCON_GetCFG(modcon, 0U) & mask) != 0U;
}

static CCM_Type* locateClkGate(clock_ip_name_t target, uint32_t* index)
{
    CCM_Type* targetCCM = MAIN__CCM;
    *index = target - kCLOCK_MAIN_START;

    // Determine which SS the clock node belongs to and its inner index
    if (target <= kCLOCK_SYSCON_END) {
        // CGUDIG
        targetCCM = SYSCON__CCM;
        *index = target; 
    }
    else if (target <= kCLOCK_CMPT_END) {
        // AUDIO
        targetCCM = CMPT__CCM;
        *index = target - kCLOCK_CMPT_START;
    }
    else if (target <= kCLOCK_MAIN_END) {
        // MAIN
        targetCCM = MAIN__CCM;
        *index = target - kCLOCK_MAIN_START;
    }
    else if (target <= kCLOCK_WAKE_END) {
        // WAKE
        targetCCM = WAKE__CCM;
        *index = target - kCLOCK_WAKE_START;
    }
    else if (target <= kCLOCK_COMM_END) {
        // COMM
        targetCCM = COMM__CCM;
        *index = target - kCLOCK_COMM_START;
    }
    else if (target <= kCLOCK_AUDIO_END) {
        // CMPT
        targetCCM = AUDIO__CCM;
        *index = target - kCLOCK_AUDIO_START;
    }
    else if (target <= kCLOCK_MEDIA_END) {
        // MEDIA
        targetCCM = MEDIA__CCM;
        *index = target - kCLOCK_MEDIA_START;
    }
    return targetCCM;
}

/*!
 * @brief Enable the clock for specific IP.
 *
 * @param name  Which clock to enable, see \ref clock_lpcg_t.
 */
void CLOCK_EnableClock(clock_ip_name_t name)
{
    CCM_Type* targetCCM;
    uint32_t index;
    /* Instances without an LPCG (e.g. VBAT__GPIO, VBAT__LPTMR) use
     * kCLOCK_IpInvalid in the per-IP clock arrays; locateClkGate() has no
     * mapping for it and would produce a stray register write. */
    if (name == kCLOCK_IpInvalid)
    {
        return;
    }
    targetCCM = locateClkGate(name, &index);
    targetCCM->CGC_ROOT[index].SLICE_CONTROL |= CCM_SLICE_CONTROL_LPCG_CFG_MASK;
}

/*!
 * @brief Disable the clock for specific IP.
 *
 * @param name  Which clock to disable, see \ref clock_lpcg_t.
 */
void CLOCK_DisableClock(clock_ip_name_t name)
{
    CCM_Type* targetCCM;
    uint32_t index;
    if (name == kCLOCK_IpInvalid)
    {
        return;
    }
    targetCCM = locateClkGate(name, &index);
    targetCCM->CGC_ROOT[index].SLICE_CONTROL &= ~CCM_SLICE_CONTROL_LPCG_CFG_MASK;
}

/*!
 * @brief Program LPCG_CFG, HSK_SEL, and HSK_BYPASS of a peripheral clock gate.
 */
void CLOCK_SetClockGateMode(clock_ip_name_t name, clock_gate_value_t mode, uint8_t hskSel,
                            bool bypassHandshake)
{
    CCM_Type* targetCCM;
    uint32_t  index;
    uint32_t  clearMask;
    uint32_t  setMask;

    if (name == kCLOCK_IpInvalid)
    {
        return;
    }
    targetCCM = locateClkGate(name, &index);

    clearMask = CCM_SLICE_CONTROL_LPCG_CFG_MASK |
                CCM_SLICE_CONTROL_HSK_SEL_MASK  |
                CCM_SLICE_CONTROL_HSK_BYPASS_MASK;
    setMask   = CCM_SLICE_CONTROL_LPCG_CFG((uint32_t)mode) |
                CCM_SLICE_CONTROL_HSK_SEL((uint32_t)hskSel) |
                (bypassHandshake ? CCM_SLICE_CONTROL_HSK_BYPASS(1U) : 0U);

    targetCCM->CGC_ROOT[index].SLICE_CONTROL =
        (targetCCM->CGC_ROOT[index].SLICE_CONTROL & ~clearMask) | setMask;
}

/*******************************************************************************
 * CGUANA driver
 ******************************************************************************/

static const uint32_t s_cguanaRefFreq[4] = {19200000U, 24000000U, 32000000U, 40000000U};

/* 
 * Turn on one or more FSM-controlled resources and wait until they are ready.
 * fsmBits: one or more CLOCK_CGUANA_FSM_xxx bits (must NOT include FRO12M_WAKE). 
 *      0    LDOA 0.8 V
 *      1    FRO192M
 *      2    FRO12M
 *      3    MAINPLL
 *      4    COREPLL
 *      5    SYSPLL
 *      6    LDOQ 0.8 V
 *      7    SXOSC
 *      8    FRO12M_LP
 */
static void CGUANA_FsmOn(uint32_t fsmBits)
{
#if 1
    /* Original path: drive the CGUANA FSM directly via CGUAD_CTRL_REG. */
    uint32_t reg = SYSCON__CGUANA->CGUAD_CTRL_REG;
    reg &= ~CGUANA_CGUAD_CTRL_REG_CGUAD_FSM_SW_OFF_REQ(fsmBits);
    reg |= CGUANA_CGUAD_CTRL_REG_CGUAD_FSM_SW_ON_REQ(fsmBits);
    SYSCON__CGUANA->CGUAD_CTRL_REG = reg;
    /* Wait for all requested RDY bits (FRO12M_WAKE bit8 has no RDY) */
    uint32_t rdyMask = fsmBits & CGUANA_CGUAD_CTRL_STS_CGUAD_FSM_RDY_MASK;
    while ((SYSCON__CGUANA->CGUAD_CTRL_STS & rdyMask) != rdyMask) {}
#else
    /* Alternative path: use POWERCON P_TRIG */
    uint32_t csrc = SYSCON__POWERCON_SOC_CTRL->CSRCCFG_ACTIVE;
    csrc |= (fsmBits & POWERCON_SOC_CTRL_CSRCCFG_ACTIVE_CFG_ACTIVE_MASK);
    SYSCON__POWERCON_SOC_CTRL->CSRCCFG_ACTIVE = csrc;
    /* Fire the P-Channel handshake to PMU/CGUANA. */
    SYSCON__POWERCON_SOC_CTRL->SOC_CTRL_STATUS |= POWERCON_SOC_CTRL_SOC_CTRL_STATUS_P_TRG_MASK;
    /* Wait for the P-Channel update to complete (P_OVER). */
    while ((SYSCON__POWERCON_SOC_CTRL->SOC_CTRL_STATUS &
            POWERCON_SOC_CTRL_SOC_CTRL_STATUS_P_OVER_MASK) == 0U) {}
    /* Wait for all requested RDY bits (FRO12M_WAKE bit8 has no RDY). */
    uint32_t rdyMask = fsmBits & CGUANA_CGUAD_CTRL_STS_CGUAD_FSM_RDY_MASK;
    while ((SYSCON__CGUANA->CGUAD_CTRL_STS & rdyMask) != rdyMask) {}
#endif
}

/* Turn off one or more FSM-controlled resources. */
static void CGUANA_FsmOff(uint32_t fsmBits)
{
    uint32_t reg = SYSCON__CGUANA->CGUAD_CTRL_REG;
    reg &= ~CGUANA_CGUAD_CTRL_REG_CGUAD_FSM_SW_ON_REQ(fsmBits);
    reg |= CGUANA_CGUAD_CTRL_REG_CGUAD_FSM_SW_OFF_REQ(fsmBits);
    SYSCON__CGUANA->CGUAD_CTRL_REG = reg;
}

void CLOCK_SetCmsPllRefSource(clock_pll_ref_src_t src)
{
    uint32_t reg = SYSCON__CGUANA->CGUA_CTRL_REG;
    reg &= ~CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CMS_PLL_CKIN_SEL_MASK;
    reg |= CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CMS_PLL_CKIN_SEL((uint32_t)src);
    SYSCON__CGUANA->CGUA_CTRL_REG = reg;
}

clock_pll_ref_src_t CLOCK_GetCmsPllRefSource(void)
{
    return ((SYSCON__CGUANA->CGUA_CTRL_REG & CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CMS_PLL_CKIN_SEL_MASK) != 0U)
               ? kCLOCK_PllRefSrc_SXOSC
               : kCLOCK_PllRefSrc_FRO192M_24M;
}

void CLOCK_SetAvPllRefSource(clock_pll_ref_src_t src)
{
    uint32_t reg = SYSCON__CGUANA->CGUA_CTRL_REG;
    reg &= ~CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_AV_PLL_CKIN_SEL_MASK;
    reg |= CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_AV_PLL_CKIN_SEL((uint32_t)src);
    SYSCON__CGUANA->CGUA_CTRL_REG = reg;
}

clock_pll_ref_src_t CLOCK_GetAvPllRefSource(void)
{
    return ((SYSCON__CGUANA->CGUA_CTRL_REG & CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_AV_PLL_CKIN_SEL_MASK) != 0U)
               ? kCLOCK_PllRefSrc_SXOSC
               : kCLOCK_PllRefSrc_FRO192M_24M;
}

/* Shared helper: program Main/Sys PLL control registers (identical layouts).
 * Uses MAINPLL macro names -- bit patterns are identical for SYSPLL. */
static void CGUANA_ConfigFracPllRegs(
    volatile uint32_t *pll1Reg, volatile uint32_t *pll2Reg,
    volatile uint32_t *pll3Reg, volatile uint32_t *pll4Reg,
    const clock_cguana_frac_pll_config_t *config)
{
    *pll1Reg =
        CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_PLL_STARTING_MODE((uint32_t)config->startMode) |
        (config->div5En  ? CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV5_EN_MASK  : 0U) |
        (config->div8En  ? CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV8_EN_MASK  : 0U) |
        (config->div10En ? CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV10_EN_MASK : 0U) |
        (config->div20En ? CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV20_EN_MASK : 0U);

    *pll2Reg =
        (config->fracDiv[0].en    ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_EN_MASK    : 0U) |
        (config->fracDiv[0].range ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_RANGE_MASK : 0U) |
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_SEL(config->fracDiv[0].sel) |
        (config->fracDiv[1].en    ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_EN_MASK    : 0U) |
        (config->fracDiv[1].range ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_RANGE_MASK : 0U) |
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_SEL(config->fracDiv[1].sel) |
        (config->fracDiv[2].en    ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_EN_MASK    : 0U) |
        (config->fracDiv[2].range ? CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_RANGE_MASK : 0U) |
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_SEL(config->fracDiv[2].sel);

    *pll3Reg =
        CGUANA_CGUA_MAINPLL_PLL3_REG_MAINPLL_FREF_SET((uint32_t)config->refFreq) |
        CGUANA_CGUA_MAINPLL_PLL3_REG_MAINPLL_LOWFREQ(config->lowFreq);

    uint32_t pll4 = 0U;
    if (config->sscgEn)
    {
        pll4 |= CGUANA_CGUA_MAINPLL_PLL4_REG_MAINPLL_SSCG_EN_MASK;
        if (config->sscg != NULL)
        {
            pll4 |= CGUANA_CGUA_MAINPLL_PLL4_REG_MAINPLL_SSCG_STOP(config->sscg->stop) |
                    CGUANA_CGUA_MAINPLL_PLL4_REG_MAINPLL_SSCG_STEP(config->sscg->step) |
                    (config->sscg->centerSpread ?
                        CGUANA_CGUA_MAINPLL_PLL4_REG_MAINPLL_SSCG_SPREAD_MODE_MASK : 0U);
        }
    }
    *pll4Reg = pll4;
}

/* Per-fractional-output (DIVOUT0..2) DIVFRAC SEL/RANGE field descriptors,
 * indexed by fracIdx (0..2). MainPLL and SysPLL share the same PLL2 layout,
 * so a single descriptor table covers both. */
typedef struct
{
    uint32_t selMask;
    uint32_t selShift;
    uint32_t rangeMask;
} cguana_main_sys_pll_divfrac_desc_t;

static const cguana_main_sys_pll_divfrac_desc_t s_mainSysPllDivFracDesc[3] = {
    {
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_SEL_MASK,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_SEL_SHIFT,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_RANGE_MASK,
    },
    {
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_SEL_MASK,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_SEL_SHIFT,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_RANGE_MASK,
    },
    {
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_SEL_MASK,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_SEL_SHIFT,
        CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_RANGE_MASK,
    },
};

/* Base VCO frequency for the four LOWFREQ band-select values, indexed by the
 * MAINPLL_LOWFREQ field value (0..3). */
static const uint32_t s_mainSysPllVcoFreq[4] = {
    2000000000U, 1950000000U, 1900000000U, 1850000000U
};

/* Read the VCO frequency from a frac PLL's PLL3 register (LOWFREQ band select). */
static uint32_t CGUANA_GetFracPllVcoFreq(volatile const uint32_t *pll3Reg)
{
    return s_mainSysPllVcoFreq[
        (*pll3Reg & CGUANA_CGUA_MAINPLL_PLL3_REG_MAINPLL_LOWFREQ_MASK) >>
        CGUANA_CGUA_MAINPLL_PLL3_REG_MAINPLL_LOWFREQ_SHIFT];
}

/* Compute one of the fractional outputs (DIVOUT0..2) of a frac PLL, given the
 * already-computed VCO frequency and the consuming output index (0..2). */
static uint32_t CGUANA_GetFracPllDivOutFreq(
    uint32_t vco, volatile const uint32_t *pll2Reg, uint8_t fracIdx)
{
    const cguana_main_sys_pll_divfrac_desc_t *desc = &s_mainSysPllDivFracDesc[fracIdx];
    uint32_t pll2  = *pll2Reg;
    uint32_t sel   = (pll2 & desc->selMask) >> desc->selShift;
    uint32_t range = ((pll2 & desc->rangeMask) != 0U) ? 1U : 0U;

    if (range != 0U)
    {
        sel += 32U;
    }
    if (sel == 0U)
    {
        return 0U;
    }
    return (uint32_t)((uint64_t)vco * 4U / sel);
}


void CLOCK_InitSxosc(const clock_cguana_sxosc_config_t *config)
{
    assert(config != NULL);
    SYSCON__CGUANA->CGUA_SXOSC_CTRL_REG =
        CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_MODE_SEL(config->modeSel)              |
        CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_GM_SEL(config->gmSel)                  |
        CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_XTAL1_CAP_TRIM(config->xtal1CapTrim)   |
        CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_XTAL2_CAP_TRIM(config->xtal2CapTrim)   |
        CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_DET_TRIM(config->detTrim)              |
        (config->clkDiv2En ? CGUANA_CGUA_SXOSC_CTRL_REG_SXOSC_CLK_DIV2_EN_MASK : 0U);
    CGUANA_FsmOn(CLOCK_CGUANA_FSM_SXOSC);
}

void CLOCK_DeinitSxosc(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_SXOSC);
}

void CLOCK_InitFro192M(const clock_cguana_fro192m_config_t *config)
{
    assert(config != NULL);
    uint32_t reg = SYSCON__CGUANA->CGUA_FRO192M_CTRL_REG;
    reg &= ~CGUANA_CGUA_FRO192M_CTRL_REG_FRO192M_OTWB_MASK;
    reg |= CGUANA_CGUA_FRO192M_CTRL_REG_FRO192M_OTWB(config->otwb);
    SYSCON__CGUANA->CGUA_FRO192M_CTRL_REG = reg;
    CGUANA_FsmOn(CLOCK_CGUANA_FSM_FRO192M);
}

void CLOCK_DeinitFro192M(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_FRO192M);
}

void CLOCK_InitFro12M(const clock_cguana_fro12m_config_t *config)
{
    assert(config != NULL);
    uint32_t reg = SYSCON__CGUANA->CGUA_FRO12M_CTRL_REG;
    reg &= ~CGUANA_CGUA_FRO12M_CTRL_REG_FRO12M_OTWB_MASK;
    reg |= CGUANA_CGUA_FRO12M_CTRL_REG_FRO12M_OTWB(config->otwb);
    SYSCON__CGUANA->CGUA_FRO12M_CTRL_REG = reg;
    CGUANA_FsmOn(CLOCK_CGUANA_FSM_FRO12M);
}

void CLOCK_DeinitFro12M(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_FRO12M);
}

void CLOCK_InitCorePll(const clock_cguana_core_pll_config_t *config)
{
    assert(config != NULL);
    SYSCON__CGUANA->CGUA_COREPLL_PLL1_REG =
        CGUANA_CGUA_COREPLL_PLL1_REG_COREPLL_PLL_STARTING_MODE((uint32_t)config->startMode);

    SYSCON__CGUANA->CGUA_COREPLL_PLL2_REG =
        (config->vcoSelHf ? CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_VCO_SEL_MASK : 0U) |
        CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_FREF_SET((uint32_t)config->refFreq)    |
        CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_LOOPDIV_NINT(config->loopDivNint)      |
        (config->postDivBy2 ? CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_POSTDIV_DIVRATIO_MASK : 0U);

    CGUANA_FsmOn(CLOCK_CGUANA_FSM_COREPLL);
}

void CLOCK_DeinitCorePll(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_COREPLL);
}

uint32_t CLOCK_GetCorePllFreq(void)
{
    uint32_t pll2   = SYSCON__CGUANA->CGUA_COREPLL_PLL2_REG;
    uint32_t fref   = s_cguanaRefFreq[
        (pll2 & CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_FREF_SET_MASK) >>
        CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_FREF_SET_SHIFT];
    uint32_t nint   = (pll2 & CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_LOOPDIV_NINT_MASK) >>
                      CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_LOOPDIV_NINT_SHIFT;
    uint32_t vco    = fref * nint;
    return ((pll2 & CGUANA_CGUA_COREPLL_PLL2_REG_COREPLL_POSTDIV_DIVRATIO_MASK) != 0U) ?
           (vco / 2U) : vco;
}

void CLOCK_InitMainPll(const clock_cguana_frac_pll_config_t *config)
{
    assert(config != NULL);
    CGUANA_ConfigFracPllRegs(
        &SYSCON__CGUANA->CGUA_MAINPLL_PLL1_REG,
        &SYSCON__CGUANA->CGUA_MAINPLL_PLL2_REG,
        &SYSCON__CGUANA->CGUA_MAINPLL_PLL3_REG,
        &SYSCON__CGUANA->CGUA_MAINPLL_PLL4_REG,
        config);
    CGUANA_FsmOn(CLOCK_CGUANA_FSM_MAINPLL);
}

void CLOCK_DeinitMainPll(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_MAINPLL);
}

uint32_t CLOCK_GetMainPllVcoFreq(void)
{
    return CGUANA_GetFracPllVcoFreq(&SYSCON__CGUANA->CGUA_MAINPLL_PLL3_REG);
}

uint32_t CLOCK_GetMainPllFreq(uint8_t fracIdx)
{
    return CGUANA_GetFracPllDivOutFreq(
        CLOCK_GetMainPllVcoFreq(),
        &SYSCON__CGUANA->CGUA_MAINPLL_PLL2_REG,
        fracIdx);
}

void CLOCK_InitSysPll(const clock_cguana_frac_pll_config_t *config)
{
    assert(config != NULL);
    CGUANA_ConfigFracPllRegs(
        &SYSCON__CGUANA->CGUA_SYSPLL_PLL1_REG,
        &SYSCON__CGUANA->CGUA_SYSPLL_PLL2_REG,
        &SYSCON__CGUANA->CGUA_SYSPLL_PLL3_REG,
        &SYSCON__CGUANA->CGUA_SYSPLL_PLL4_REG,
        config);
    CGUANA_FsmOn(CLOCK_CGUANA_FSM_SYSPLL);
}

void CLOCK_DeinitSysPll(void)
{
    CGUANA_FsmOff(CLOCK_CGUANA_FSM_SYSPLL);
}

uint32_t CLOCK_GetSysPllVcoFreq(void)
{
    return CGUANA_GetFracPllVcoFreq(&SYSCON__CGUANA->CGUA_SYSPLL_PLL3_REG);
}

uint32_t CLOCK_GetSysPllFreq(uint8_t fracIdx)
{
    return CGUANA_GetFracPllDivOutFreq(
        CLOCK_GetSysPllVcoFreq(),
        &SYSCON__CGUANA->CGUA_SYSPLL_PLL2_REG,
        fracIdx);
}

/* Shared internal init for Audio/Video PLLs (not FSM-controlled). */
static void CGUANA_InitAvPll(
    volatile uint32_t *pll1Reg, volatile uint32_t *pll3Reg,
    volatile uint32_t *pll4Reg, volatile uint32_t *dnumReg,
    volatile const uint32_t *stsReg,
    const clock_cguana_avpll_config_t *config)
{
    /* Clear PWREN/PLL_EN/RSTN/CLKOUT_EN before reconfiguring */
    *pll1Reg &= ~(CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CLKOUT_EN_MASK |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PLL_EN_MASK    |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_RSTN_MASK      |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PWREN_MASK);

    /* Configure PLL parameters */
    *pll1Reg |=
        CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PLL_STARTING_MODE((uint32_t)config->startMode) |
        CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_FREF_SET((uint32_t)config->refFreq)             |
        CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CCO_FREQ_BAND_SEL(config->ccoBandSel);

    /* SSCG configuration */
    uint32_t pll3 = 0U;
    uint32_t pll4 = CGUANA_CGUA_AUDIOPLL_PLL4_REG_AUDIOPLL_POSTDIV_DIVRATIO_SEL(config->postDivRatio);
    if (config->sscgEn && config->sscg != NULL)
    {
        pll3 = CGUANA_CGUA_AUDIOPLL_PLL3_REG_AUDIOPLL_SSCG_STOP(config->sscg->stop) |
               CGUANA_CGUA_AUDIOPLL_PLL3_REG_AUDIOPLL_SSCG_STEP(config->sscg->step) |
               (config->sscg->centerSpread ?
                   CGUANA_CGUA_AUDIOPLL_PLL3_REG_AUDIOPLL_SSCG_SPREAD_MODE_MASK : 0U);
        pll4 |= CGUANA_CGUA_AUDIOPLL_PLL4_REG_AUDIOPLL_SSCG_EN_MASK;
    }
    *pll3Reg = pll3;
    *pll4Reg = pll4;

    /* Write DNUM (no update-req needed at startup; PLL hasn't started yet) */
    *dnumReg = CGUANA_CGUA_AUDIOPLL_DNUM_REG_AUDIOPLL_DNUM(config->dnum);

    /* Power on sequence: PWREN -> wait PWRACK -> RSTN=1 -> PLL_EN=1 -> wait READY */
    *pll1Reg |= CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PWREN_MASK;
    while ((*stsReg & CGUANA_CGUA_AUDIOPLL_STS_AUDIOPLL_PWRACK_MASK) == 0U) {}

    *pll1Reg |= CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_RSTN_MASK;
    *pll1Reg |= CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PLL_EN_MASK;
    while ((*stsReg & CGUANA_CGUA_AUDIOPLL_STS_AUDIOPLL_READY_MASK) == 0U) {}

    *pll1Reg |= CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CLKOUT_EN_MASK;
}

/* Shared internal deinit for Audio/Video PLLs. */
static void CGUANA_DeinitAvPll(volatile uint32_t *pll1Reg)
{
    *pll1Reg &= ~(CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CLKOUT_EN_MASK |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PLL_EN_MASK    |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_RSTN_MASK      |
                  CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_PWREN_MASK);
}

/* Shared internal GetFreq for Audio/Video PLLs.
 *
 * The band selects a nominal target VCO frequency F_cal around which DNUM
 * provides fine adjustment referenced to Fref:
 *   1. F_cal = F_BASE + band * D_BAND     (F_BASE = 722.5344 MHz, D_BAND = 10.6496 MHz)
 *   2. Loop  = F_cal / Fref                (conceptual, fractional)
 *   3. F_VCO = Fref * (Loop + DNUM/2^30)   = F_cal + Fref * DNUM / 2^30
 *   4. F_OUT = F_VCO / postDiv
 *
 * Audio PLL only supports bands 0 and 6; Video PLL supports bands 0-7.
 */
#define CGUANA_AVPLL_FBASE_HZ (722534400U) /* 722.5344 MHz */
#define CGUANA_AVPLL_DBAND_HZ (10649600U)  /* 10.6496  MHz */

static uint32_t CGUANA_GetAvPllFreq(
    volatile const uint32_t *pll1Reg, volatile const uint32_t *pll4Reg,
    volatile const uint32_t *dnumReg, bool isAudio)
{
    uint32_t pll1 = *pll1Reg;
    uint32_t band = (pll1 & CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CCO_FREQ_BAND_SEL_MASK) >>
                    CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CCO_FREQ_BAND_SEL_SHIFT;
    if (band > 7U || (isAudio && band != 0U && band != 6U))
    {
        return 0U;
    }

    uint32_t fref = s_cguanaRefFreq[
        (pll1 & CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_FREF_SET_MASK) >>
        CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_FREF_SET_SHIFT];
    uint32_t dnum = *dnumReg & CGUANA_CGUA_AUDIOPLL_DNUM_REG_AUDIOPLL_DNUM_MASK;
    uint32_t postdiv = (*pll4Reg & CGUANA_CGUA_AUDIOPLL_PLL4_REG_AUDIOPLL_POSTDIV_DIVRATIO_SEL_MASK) >>
                       CGUANA_CGUA_AUDIOPLL_PLL4_REG_AUDIOPLL_POSTDIV_DIVRATIO_SEL_SHIFT;
    if (postdiv < 8U)
    {
        return 0U;
    }

    uint32_t fcal = CGUANA_AVPLL_FBASE_HZ + band * CGUANA_AVPLL_DBAND_HZ;
    uint64_t fvco = (uint64_t)fcal + ((uint64_t)fref * dnum) / (1ULL << 30);
    return (uint32_t)(fvco / postdiv);
}

void CLOCK_InitAudioPll(const clock_cguana_avpll_config_t *config)
{
    assert(config != NULL);
    /* Enable reference clock output to Audio PLL */
    SYSCON__CGUANA->CGUA_CTRL_REG |= CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CKREF_AUDIOPLL_EN_MASK;
    CGUANA_InitAvPll(
        &SYSCON__CGUANA->CGUA_AUDIOPLL_PLL1_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_PLL3_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_PLL4_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_DNUM_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_STS,
        config);
}

void CLOCK_DeinitAudioPll(void)
{
    CGUANA_DeinitAvPll(&SYSCON__CGUANA->CGUA_AUDIOPLL_PLL1_REG);
    SYSCON__CGUANA->CGUA_CTRL_REG &= ~CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CKREF_AUDIOPLL_EN_MASK;
}

uint32_t CLOCK_GetAudioPllFreq(void)
{
    return CGUANA_GetAvPllFreq(
        &SYSCON__CGUANA->CGUA_AUDIOPLL_PLL1_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_PLL4_REG,
        &SYSCON__CGUANA->CGUA_AUDIOPLL_DNUM_REG,
        true);
}

void CLOCK_UpdateAudioPllDnum(uint32_t dnum)
{
    /* Write new DNUM value and assert UPDATE_REQ in the same write */
    SYSCON__CGUANA->CGUA_AUDIOPLL_DNUM_REG =
        CGUANA_CGUA_AUDIOPLL_DNUM_REG_AUDIOPLL_DNUM(dnum) |
        CGUANA_CGUA_AUDIOPLL_DNUM_REG_AUDIOPLL_DNUM_UPDATE_REQ_MASK;
    /* Wait for ACK (resynchronised) */
    while ((SYSCON__CGUANA->CGUAD_CTRL_STS &
            CGUANA_CGUAD_CTRL_STS_CGUAD_AUDIOPLL_DNUM_UPDATE_ACK_RESYNC_MASK) == 0U) {}
    /* Clear the UPDATE_REQ bit */
    SYSCON__CGUANA->CGUA_AUDIOPLL_DNUM_REG =
        CGUANA_CGUA_AUDIOPLL_DNUM_REG_AUDIOPLL_DNUM(dnum);
}

void CLOCK_InitVideoPll(const clock_cguana_avpll_config_t *config)
{
    assert(config != NULL);
    /* Enable reference clock output to Video PLL */
    SYSCON__CGUANA->CGUA_CTRL_REG |= CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CKREF_VIDEOPLL_EN_MASK;
    /* Video PLL registers are identical in layout to Audio PLL -- cast to Audio-PLL volatile ptrs */
    CGUANA_InitAvPll(
        (volatile uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL1_REG,
        (volatile uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL3_REG,
        (volatile uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL4_REG,
        (volatile uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_DNUM_REG,
        (volatile const uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_STS,
        config);
}

void CLOCK_DeinitVideoPll(void)
{
    CGUANA_DeinitAvPll((volatile uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL1_REG);
    SYSCON__CGUANA->CGUA_CTRL_REG &= ~CGUANA_CGUA_CTRL_REG_CGUA_CLKGEN_CKREF_VIDEOPLL_EN_MASK;
}

uint32_t CLOCK_GetVideoPllFreq(void)
{
    return CGUANA_GetAvPllFreq(
        (volatile const uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL1_REG,
        (volatile const uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_PLL4_REG,
        (volatile const uint32_t *)&SYSCON__CGUANA->CGUA_VIDEOPLL_DNUM_REG,
        false);
}

void CLOCK_UpdateVideoPllDnum(uint32_t dnum)
{
    SYSCON__CGUANA->CGUA_VIDEOPLL_DNUM_REG =
        CGUANA_CGUA_VIDEOPLL_DNUM_REG_VIDEOPLL_DNUM(dnum) |
        CGUANA_CGUA_VIDEOPLL_DNUM_REG_VIDEOPLL_DNUM_UPDATE_REQ_MASK;
    while ((SYSCON__CGUANA->CGUAD_CTRL_STS &
            CGUANA_CGUAD_CTRL_STS_CGUAD_VIDEOPLL_DNUM_UPDATE_ACK_RESYNC_MASK) == 0U) {}
    SYSCON__CGUANA->CGUA_VIDEOPLL_DNUM_REG =
        CGUANA_CGUA_VIDEOPLL_DNUM_REG_VIDEOPLL_DNUM(dnum);
}

/*! @brief Enable USB FS clock.
 *
 * Enable USB Full Speed clock.
 */
bool CLOCK_EnableUsbfsClock(void)
{
    clock_root_config_t config = {
        .clockShutdown = true,
        .mux = kCLOCK_USB1_ClockRoot_USBPLL_48M,
        .div = 1,
    };

    CLOCK_SetRootClock(kCLOCK_Root_COMM_usb1_fclk, &config);
    CLOCK_PowerOnRootClock(kCLOCK_Root_COMM_usb1_fclk);
    CLOCK_EnableClock(kCLOCK_COMM_usb1);

    return true;
}

/*! @brief Enable USB HS clock.
 *
 * This function only enables the access to USB HS prepheral, upper layer
 * should first call the ref CLOCK_EnableUsbhsPhyPllClock to enable the PHY
 * clock to use USB HS.
 *
 * @param src  USB HS does not care about the clock source, here must be ref kCLOCK_UsbSrcUnused.
 * @param freq USB HS does not care about the clock source, so this parameter is ignored.
 * @retval true The clock is set successfully.
 * @retval false The clock source is invalid to get proper USB HS clock.
 */
bool CLOCK_EnableUsbhsClock(clock_usb_src_t src, uint32_t freq)
{
    COMM__USBC->USBCMD |= USBHS_USBCMD_RST_MASK;

    /* Add a delay between RST and RS so make sure there is a DP pullup sequence*/
    for (uint32_t i = 0; i < 400000U; i++)
    {
        __NOP();
    }

    return true;
}

/*! @brief Enable USB HS PHY PLL clock.
 *
 * This function enables the internal 480MHz USB PHY PLL clock.
 *
 * @param src  USB HS PHY PLL clock source.
 * @param freq The frequency specified by src.
 * @retval true The clock is set successfully.
 * @retval false The clock source is invalid to get proper USB HS clock.
 */
bool CLOCK_EnableUsbhsPhyPllClock(clock_usb_phy_src_t src, uint32_t freq)
{
    uint32_t phyPllDiv  = 0U;
    uint16_t multiplier = 0U;
    bool err            = false;

    CLOCK_EnableClock(kCLOCK_COMM_usb0);

    COMM__USBPHY->CTRL_CLR = USBPHY_CTRL_SFTRST_MASK;
    COMM__USBPHY->PLL_SIC_SET = USBPHY_PLL_SIC_PLL_REG_ENABLE_MASK;
    SDK_DelayAtLeastUs(15U, SDK_DEVICE_MAXIMUM_CPU_CLOCK_FREQUENCY);
    COMM__USBPHY->PLL_SIC_SET = USBPHY_PLL_SIC_PLL_POWER(1);

    if ((480000000UL % freq) != 0UL)
    {
        return false;
    }
    multiplier = (uint16_t)(480000000UL / freq);

    switch (multiplier)
    {
        case 15:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(0U);
            break;
        }
        case 16:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(1U);
            break;
        }
        case 20:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(2U);
            break;
        }
        case 22:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(3U);
            break;
        }
        case 24:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(4U);
            break;
        }
        case 25:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(5U);
            break;
        }
        case 30:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(6U);
            break;
        }
        case 40:
        {
            phyPllDiv = USBPHY_PLL_SIC_PLL_DIV_SEL(7U);
            break;
        }
        default:
        {
            err = true;
            break;
        }
    }

    if (err)
    {
        return false;
    }

    COMM__USBPHY->PLL_SIC = (COMM__USBPHY->PLL_SIC & ~(USBPHY_PLL_SIC_PLL_DIV_SEL_MASK)) | phyPllDiv;

    COMM__USBPHY->PLL_SIC_CLR = USBPHY_PLL_SIC_PLL_BYPASS_MASK;
    COMM__USBPHY->PLL_SIC_SET = (USBPHY_PLL_SIC_PLL_EN_USB_CLKS_MASK);

    COMM__USBPHY->CTRL_CLR = USBPHY_CTRL_CLR_CLKGATE_MASK;

    while (0UL == (COMM__USBPHY->PLL_SIC & USBPHY_PLL_SIC_PLL_LOCK_MASK))
    {
    }

    return true;
}

/*! @brief Disable USB HS PHY PLL clock.
 *
 * This function disables USB HS PHY PLL clock.
 */
void CLOCK_DisableUsbhsPhyPllClock(void)
{
    CLOCK_PowerOffRootClock(kCLOCK_Root_COMM_usb0_phyclk);

    COMM__USBPHY->CTRL |= USBPHY_CTRL_CLKGATE_MASK; /* Set to 1U to gate clocks */
}

/*******************************************************************************
 * Frequency resolver (MCUX-88602)
 *
 * Mental model:
 *   For any clock root we read mux + div + sndDiv from CCM SLICE_CONTROL/STATUS0,
 *   resolve the mux to a clock_name_t via CLOCK_GetRootClockSource(), then ask
 *   CLOCK_GetClockSrcFreq() for the source frequency. A clock_name_t source
 *   has four shapes:
 *     1. It aliases another clock root (L1 Ox / L2 Ox / Lx WAKE feedback)
 *        - look it up in s_clockSrcRootMap and recurse via CLOCK_GetRootClockFreq.
 *     2. It is a relatively fixed analog source (Sx / Ax / Dx)
 *        - simple: return a constant or #ifndef-guarded macro
 *        - complex: call a PLL helper (Core/Main/Sys/Audio/Video).
 *     3. It is a MODCON-controlled Mx (parent root /1 or /2)
 *        - look up the parent root in s_clockSrcRootMap, recurse, then divide
 *          by the MODCON-driven /2 bit.
 *     4. Special: both kCLOCK_SRC_MAIN and kCLOCK_SRC_CPU -> kCLOCK_Root_CGU_MAIN_ROOTCLK.
 *        CGU ROOT 30 feeds CMPT ROOT 0 MAIN after div + sndDiv, and CMPT ROOT 1 CPU after
 *        div only. CLOCK_GetRootClockFreq applies both dividers, so kCLOCK_SRC_CPU needs to
 *        multiply the resolved frequency by sndDiv to recover the post-div-only value
 *        (see MCUX-88628).
 *
 * Final frequency: srcFreq / div / sndDiv. ISR-safe and reentrant.
 *
 * Termination: CLOCK_GetRootClockFreq and CLOCK_GetClockSrcFreq are mutually
 * recursive. The recursion graph is the hardware mux DAG (rooted at L0 analog
 * sources) plus a few well-defined fixed-frequency Sx sources that short the
 * back-edges in the source-name tables (SXOSC, LP12M_WAKE, LP1M_WAKE are
 * resolved as constants, not via their nominal CGU/WAKE roots, which would
 * cycle back through OSC_24M MODCON SEL / their own root mux SRC). Max chain
 * is ~4 hops (L2 root -> L1 root -> L0 source -> Case 2 constant).
 ******************************************************************************/

/*
 * Weak default board hook for external (Dx) sources (REQ-005).
 * Board ports override by linking a non-weak symbol of the same name.
 */
__attribute__((weak)) uint32_t CLOCK_GetExternalSrcFreq(clock_name_t name)
{
    (void)name;
    return 0U;
}

/*
 * src -> root flat lookup table. Indexed directly by clock_name_t for any
 * value in the [0, kCLOCK_SRC_BOUNDARY) range. Slots [48, 64) are reserved
 * future-in-map slots and hold kCLOCK_Root_Invalid; the resolver short-
 * circuits to 0 if any of those values shows up at runtime. Adding a new
 * in-map src means picking the next free value in the reserved segment and
 * adding its [slot] = root line below -- no other entries move.
 *
 * The six Mx MODCON-controlled /2 entries (kCLOCK_SRC_*_DIV2 / *PFDX_DIV2)
 * recurse normally; the /2 selection is read in CLOCK_GetClockSrcFreq via a
 * canonical MODCON instance for each Mx. The SW invariant is that all
 * consumers of the same Mx source program identical /2 selections system-wide.
 *
 * Cycle breakers intentionally absent from the table -- their CGU/WAKE roots'
 * mux SRCs name those same sources back, forming cycles. Treated as Case 2
 * fixed-frequency constants:
 *   kCLOCK_SRC_SXOSC       (O0 -- OSC_24M MODCON SEL=1 routes back to SXOSC)
 *   kCLOCK_SRC_LP12M_WAKE  (WAKE root 3 wake_lp12m SRC0 == LP12M_WAKE)
 *   kCLOCK_SRC_LP1M_WAKE   (WAKE root 2 wake_lp1m  SRC0 == LP1M_WAKE)
 *
 * Case 4 special: both kCLOCK_SRC_MAIN and kCLOCK_SRC_CPU alias
 * kCLOCK_Root_CGU_MAIN_ROOTCLK (CGU root 30, renamed for MCUX-88628). The two
 * differ by where they tap on the slice: MAIN is post-div+sndDiv, CPU is post-div
 * only. The /sndDiv backout for CPU lives in CLOCK_GetClockSrcFreq below.
 */
static const clock_root_t s_clockSrcRootMap[kCLOCK_SRC_BOUNDARY] = {
    /* --- A.1: L1 Ox CGU passthrough/mux outputs (38) --- */
    [kCLOCK_SRC_BASE]              = kCLOCK_Root_CGU_BASE_CLK,
    [kCLOCK_SRC_LOW]               = kCLOCK_Root_CGU_LOW_CLK,
    [kCLOCK_SRC_MAINPLL_DIVX]      = kCLOCK_Root_CGU_MAINPLL_DIVX,
    [kCLOCK_SRC_SYSPLL_DIVX]       = kCLOCK_Root_CGU_SYSPLL_DIVX,
    [kCLOCK_SRC_PLL_PFDX]          = kCLOCK_Root_CGU_PLL_PFDX,
    [kCLOCK_SRC_MEDIA_PFDX]        = kCLOCK_Root_CGU_MEDIA_PFDX,
    [kCLOCK_SRC_MAINDIVX]          = kCLOCK_Root_CGU_MAINDIVX_ROOTCLK,
    [kCLOCK_SRC_SAIMCLK]           = kCLOCK_Root_CGU_SAIMCLK_ROOTCLK,
    [kCLOCK_SRC_SAIMCLK0]          = kCLOCK_Root_CGU_SAIMCLK0_ROOTCLK,
    [kCLOCK_SRC_SAIMCLK1]          = kCLOCK_Root_CGU_SAIMCLK1_ROOTCLK,
    [kCLOCK_SRC_SAIMCLK2]          = kCLOCK_Root_CGU_SAIMCLK2_ROOTCLK,
    [kCLOCK_SRC_ULP32K]            = kCLOCK_Root_CGU_ULP32K_ROOTCLK,
    [kCLOCK_SRC_FRO192M]           = kCLOCK_Root_CGU_FRO192M_ROOTCLK,
    [kCLOCK_SRC_FRO96M]            = kCLOCK_Root_CGU_FRO96M_ROOTCLK,
    [kCLOCK_SRC_FRO48M]            = kCLOCK_Root_CGU_FRO48M_ROOTCLK,
    [kCLOCK_SRC_FRO24M]            = kCLOCK_Root_CGU_FRO24M_ROOTCLK,
    [kCLOCK_SRC_SYSPLLDIV4]        = kCLOCK_Root_CGU_SYSPLLDIV4_ROOTCLK,
    [kCLOCK_SRC_SYSPLLDIV5]        = kCLOCK_Root_CGU_SYSPLLDIV5_ROOTCLK,
    [kCLOCK_SRC_MAINPLLDIV8]       = kCLOCK_Root_CGU_MAINPLLDIV8_ROOTCLK,
    [kCLOCK_SRC_MAINPLLDIV10]      = kCLOCK_Root_CGU_MAINPLLDIV10_ROOTCLK,
    [kCLOCK_SRC_AUDIOPLL]          = kCLOCK_Root_CGU_AUDIOPLL_ROOTCLK,
    [kCLOCK_SRC_VIDEOPLL]          = kCLOCK_Root_CGU_VIDEOPLL_ROOTCLK,
    [kCLOCK_SRC_CPU]               = kCLOCK_Root_CGU_MAIN_ROOTCLK,
    [kCLOCK_SRC_NPU]               = kCLOCK_Root_CGU_NPU_ROOTCLK,
    [kCLOCK_SRC_MEDIABUS]          = kCLOCK_Root_CGU_MEDIABUS_ROOTCLK,
    [kCLOCK_SRC_AUDIOBUS]          = kCLOCK_Root_CGU_AUDIOBUS_ROOTCLK,
    [kCLOCK_SRC_COMMBUS]           = kCLOCK_Root_CGU_COMMBUS_ROOTCLK,
    [kCLOCK_SRC_WAKEBUS]           = kCLOCK_Root_CGU_WAKEBUS_ROOTCLK,
    [kCLOCK_SRC_PERI0]             = kCLOCK_Root_CGU_PERI_ROOTCLK0,
    [kCLOCK_SRC_PERI1]             = kCLOCK_Root_CGU_PERI_ROOTCLK1,
    [kCLOCK_SRC_PERI2]             = kCLOCK_Root_CGU_PERI_ROOTCLK2,
    [kCLOCK_SRC_PERI3]             = kCLOCK_Root_CGU_PERI_ROOTCLK3,
    [kCLOCK_SRC_PERI4]             = kCLOCK_Root_CGU_PERI_ROOTCLK4,
    [kCLOCK_SRC_PERI5]             = kCLOCK_Root_CGU_PERI_ROOTCLK5,
    [kCLOCK_SRC_PERI6]             = kCLOCK_Root_CGU_PERI_ROOTCLK6,
    [kCLOCK_SRC_PERI7]             = kCLOCK_Root_CGU_PERI_ROOTCLK7,
    [kCLOCK_SRC_AUDIO]             = kCLOCK_Root_CGU_AUDIO_ROOTCLK,
    [kCLOCK_SRC_VIDEO]             = kCLOCK_Root_CGU_VIDEO_ROOTCLK,
    [kCLOCK_SRC_USB1]              = kCLOCK_Root_CGU_USB1_ROOTCLK,
    [kCLOCK_SRC_ETH]               = kCLOCK_Root_CGU_ETH_ROOTCLK,

    /* --- A.2: Case 4 special alias (1) --- */
    [kCLOCK_SRC_MAIN]              = kCLOCK_Root_CGU_MAIN_ROOTCLK,

    /* --- A.3: L2 Lx WAKE-domain feedback (1) --- */
    [kCLOCK_SRC_WAKE_LPCLK]        = kCLOCK_Root_WAKE_wake_lpclk,

    /* --- A.4: Mx MODCON-controlled /2 (6) ---
     * Parent root only; the /2 is applied in CLOCK_GetClockSrcFreq. */
    [kCLOCK_SRC_MAIN_PERI0_DIV2]   = kCLOCK_Root_CGU_PERI_ROOTCLK0,
    [kCLOCK_SRC_MAIN_PERI1_DIV2]   = kCLOCK_Root_CGU_PERI_ROOTCLK1,
    [kCLOCK_SRC_MAINPFDX_DIV2]     = kCLOCK_Root_CGU_MAINPFDX_ROOTCLK,
    [kCLOCK_SRC_COMM_PERI1_DIV2]   = kCLOCK_Root_CGU_PERI_ROOTCLK1,
    [kCLOCK_SRC_COMM_PERI2_DIV2]   = kCLOCK_Root_CGU_PERI_ROOTCLK2,
    [kCLOCK_SRC_COMMPFDX_DIV2]     = kCLOCK_Root_CGU_COMMPFDX_ROOTCLK,

    /* --- Section B: reserved future-in-map slots [48, 64) ---
     * Explicitly marked kCLOCK_Root_Invalid so the resolver can short-circuit
     * to 0. (Designated-init zero-fill would default to root 0 = SXOSC, which
     * is a valid root, not what we want.) */
    [48] = kCLOCK_Root_Invalid, [49] = kCLOCK_Root_Invalid,
    [50] = kCLOCK_Root_Invalid, [51] = kCLOCK_Root_Invalid,
    [52] = kCLOCK_Root_Invalid, [53] = kCLOCK_Root_Invalid,
    [54] = kCLOCK_Root_Invalid, [55] = kCLOCK_Root_Invalid,
    [56] = kCLOCK_Root_Invalid, [57] = kCLOCK_Root_Invalid,
    [58] = kCLOCK_Root_Invalid, [59] = kCLOCK_Root_Invalid,
    [60] = kCLOCK_Root_Invalid, [61] = kCLOCK_Root_Invalid,
    [62] = kCLOCK_Root_Invalid, [63] = kCLOCK_Root_Invalid,
};

/* Compile-time guard: table size must match the boundary. */
_Static_assert(sizeof(s_clockSrcRootMap) / sizeof(s_clockSrcRootMap[0]) == (size_t)kCLOCK_SRC_BOUNDARY,
               "s_clockSrcRootMap size must equal kCLOCK_SRC_BOUNDARY");

/* Compile-time guard: the six Mx MODCON-controlled /2 sources must stay
 * contiguous so the range check in CLOCK_GetClockSrcFreq stays in sync with
 * clockSrcDiv2Lookup. Reordering the enum is allowed; splitting the Mx block
 * is not. */
_Static_assert((uint32_t)kCLOCK_SRC_COMMPFDX_DIV2 - (uint32_t)kCLOCK_SRC_MAIN_PERI0_DIV2 == 5U,
               "Mx /2 clock_name_t block must be contiguous (6 entries)");

/*
 * Read the configured second divider for a root (CCM STATUS0.SND_DIV + 1).
 * Mirrors the convention of CLOCK_GetRootClockDiv: returns the 1-based value.
 */
static uint32_t CLOCK_GetRootClockSndDiv(clock_root_t root)
{
    CCM_Type *targetCCM;
    uint32_t  index;
    targetCCM = locateClkRoot(root, &index);
    return ((targetCCM->CLOCK_ROOT[index].STATUS0 & CCM_STATUS0_SND_DIV_MASK) >> CCM_STATUS0_SND_DIV_SHIFT) + 1UL;
}

/*
 * CLOCK_GetClockSrcFreq -- resolve a clock_name_t source to its frequency.
 *
 * Cases 1/3/4: name < kCLOCK_SRC_BOUNDARY -> O(1) direct-index into
 *              s_clockSrcRootMap, recurse into the root via
 *              CLOCK_GetRootClockFreq. Six Mx sources (case 3) then apply
 *              an additional MODCON-controlled /2 -- handled as a special
 *              case below the table lookup so the table itself stays simple.
 * Case 2:      name >= kCLOCK_SRC_BOUNDARY -> terminal: a fixed analog
 *              (Sx/Ax/Dx), PLL helper, macro, or external hook.
 */
uint32_t CLOCK_GetClockSrcFreq(clock_name_t name)
{
    uint32_t freq;

    /* Cases 1, 3, 4 -- direct index into the src->root table. */
    if ((uint32_t)name < (uint32_t)kCLOCK_SRC_BOUNDARY)
    {
        clock_root_t root = s_clockSrcRootMap[name];
        if (root == kCLOCK_Root_Invalid)
        {
            /* Hit a reserved (Section B) slot. */
            return 0U;
        }
        freq = CLOCK_GetRootClockFreq(root);

        /* Case 3 -- the six Mx sources additionally /2 per MODCON. Skip
         * the MODCON read entirely for Cases 1/4 via the contiguous-block
         * range check (invariant pinned by the _Static_assert above). */
        if (((uint32_t)name >= (uint32_t)kCLOCK_SRC_MAIN_PERI0_DIV2) &&
            ((uint32_t)name <= (uint32_t)kCLOCK_SRC_COMMPFDX_DIV2) &&
            CLOCK_GetClockSrcDiv2(name))
        {
            freq /= 2U;
        }

        /* Case 4 -- kCLOCK_SRC_CPU taps CGU ROOT 30 after the first divider
         * only, while CLOCK_GetRootClockFreq applied both div and sndDiv.
         * Multiply by sndDiv to recover the post-div-only frequency. MAIN
         * keeps the post-both-dividers value the table lookup produced. */
        if (name == kCLOCK_SRC_CPU)
        {
            freq *= CLOCK_GetRootClockSndDiv(kCLOCK_Root_CGU_MAIN_ROOTCLK);
        }
        return freq;
    }

    /* Case 2 -- analog (Sx/Ax) or external (Dx). Only L0 fundamentals appear
     * here; no-underscore FRO aliases are routed through the table above. */
    switch (name)
    {
        /* OSC_24M (Sx) -- MODCON-controlled between FRO_24M and SXOSC. */
        case kCLOCK_SRC_OSC_24M:
            return CLOCK_GetClockSrcFreq(
                (CLOCK_GetOsc24mSource() == kCLOCK_Osc24mSrc_FRO_24M) ? kCLOCK_SRC_FRO_24M
                                                                     : kCLOCK_SRC_SXOSC);

        /* Sx -- L0 fixed analog constants.
         * SXOSC, LP12M_WAKE, LP1M_WAKE are here (not in the table) to break
         * back-edges in the source-name graph -- see the table's NOTE comments. */
        case kCLOCK_SRC_SXOSC:
            return 24000000U;
        case kCLOCK_SRC_FRO_192M:
            return 192000000U;
        case kCLOCK_SRC_FRO_96M:
            return 96000000U;
        case kCLOCK_SRC_FRO_48M:
            return 48000000U;
        case kCLOCK_SRC_FRO_24M:
            return 24000000U;
        case kCLOCK_SRC_LP12M_WAKE:
        case kCLOCK_SRC_LPOSC_12M_CORE:
            return 12000000U;
        case kCLOCK_SRC_LP1M_WAKE:
        case kCLOCK_SRC_LPOSC_1M_CORE:
        case kCLOCK_SRC_LP1M_CORE:
            return 1000000U;
        case kCLOCK_SRC_LP2M_WAKE:
            return 2000000U;
        case kCLOCK_SRC_LPOSC32K:
            return 32768U;

        /* Sx -- PLL-derived: dedicated helpers.
         * Integer dividers (DIV4/5/8/10/20) are simply VCO/N at the call site;
         * fractional outputs (DIVOUT0..2) are the public PLL accessor. */
        case kCLOCK_SRC_COREPLL_OUT:
            return CLOCK_GetCorePllFreq();
        case kCLOCK_SRC_AUDIOPLL_DIVOUT:
            return CLOCK_GetAudioPllFreq();
        case kCLOCK_SRC_VIDEOPLL_DIVOUT:
            return CLOCK_GetVideoPllFreq();
        case kCLOCK_SRC_MAINPLL_DIV4:
            return CLOCK_GetMainPllVcoFreq() / 4U;
        case kCLOCK_SRC_MAINPLL_DIV5:
            return CLOCK_GetMainPllVcoFreq() / 5U;
        case kCLOCK_SRC_MAINPLL_DIV8:
            return CLOCK_GetMainPllVcoFreq() / 8U;
        case kCLOCK_SRC_MAINPLL_DIV10:
            return CLOCK_GetMainPllVcoFreq() / 10U;
        case kCLOCK_SRC_MAINPLL_DIV20:
            return CLOCK_GetMainPllVcoFreq() / 20U;
        case kCLOCK_SRC_MAINPLL_DIVOUT0:
            return CLOCK_GetMainPllFreq(0U);
        case kCLOCK_SRC_MAINPLL_DIVOUT1:
            return CLOCK_GetMainPllFreq(1U);
        case kCLOCK_SRC_MAINPLL_DIVOUT2:
            return CLOCK_GetMainPllFreq(2U);
        case kCLOCK_SRC_SYSPLL_DIV4:
            return CLOCK_GetSysPllVcoFreq() / 4U;
        case kCLOCK_SRC_SYSPLL_DIV5:
            return CLOCK_GetSysPllVcoFreq() / 5U;
        case kCLOCK_SRC_SYSPLL_DIV10:
            return CLOCK_GetSysPllVcoFreq() / 10U;
        case kCLOCK_SRC_SYSPLL_DIV20:
            return CLOCK_GetSysPllVcoFreq() / 20U;
        case kCLOCK_SRC_SYSPLL_DIVOUT0:
            return CLOCK_GetSysPllFreq(0U);
        case kCLOCK_SRC_SYSPLL_DIVOUT1:
            return CLOCK_GetSysPllFreq(1U);
        case kCLOCK_SRC_SYSPLL_DIVOUT2:
            return CLOCK_GetSysPllFreq(2U);

        /* Macro-backed PLL defaults (REQ-010); board/app overrides via #ifndef. */
        case kCLOCK_SRC_USBPLL_OUT:
            return FSL_CLOCK_USBPLL_OUT_FREQ_HZ;
        case kCLOCK_SRC_USBPLL_48M:
            return FSL_CLOCK_USBPLL_48M_FREQ_HZ;
        case kCLOCK_SRC_MIPIPLL_DIV8:
            return FSL_CLOCK_MIPIPLL_DIV8_FREQ_HZ;
        case kCLOCK_SRC_MEDIAPLL:
            return FSL_CLOCK_MEDIAPLL_FREQ_HZ;

        /* Dx -- external sources via board hook (REQ-005). */
        case kCLOCK_SRC_SAI0_MCLK:
        case kCLOCK_SRC_SAI1_MCLK:
        case kCLOCK_SRC_SAI2_MCLK:
            return CLOCK_GetExternalSrcFreq(name);

        case kCLOCK_SRC_TIE_LOW:
        case kCLOCK_SRC_Invalid:
        default:
            return 0U;
    }
}

uint32_t CLOCK_GetRootClockFreq(clock_root_t root)
{
#if (RT2660_PRESILICON_DEVELOPMENT == 1)
    (void)CLOCK_GetRootClockSndDiv;
    return 12000000U;
#else
    uint32_t      mux;
    uint32_t      div;
    uint32_t      sndDiv;
    uint32_t      srcFreq;
    clock_name_t  src;

    mux    = CLOCK_GetRootClockMux(root);
    src    = CLOCK_GetRootClockSource(root, mux);
    div    = CLOCK_GetRootClockDiv(root);
    sndDiv = CLOCK_GetRootClockSndDiv(root);

    if ((div == 0U) || (sndDiv == 0U) || (src == kCLOCK_SRC_Invalid))
    {
        return 0U;
    }

    srcFreq = CLOCK_GetClockSrcFreq(src);
    return (srcFreq / div) / sndDiv;
#endif
}

/*******************************************************************************
 * Main/System PLL output enable APIs
 *
 * MainPLL and SysPLL share an identical register layout in PERI_CGUANA.h:
 * PLL1_REG holds Div5/8/10/20 EN at bits 3/5/7/9, PLL2_REG holds
 * Divfrac0/1/2 EN at bits 0/8/16. The mapping table below uses the
 * MAINPLL_* mask constants; SYSPLL_* masks resolve to identical values.
 * The target PLL is selected by a small (pll -> {PLL1_REG offset,
 * PLL2_REG offset}) lookup at runtime.
 *
 * The kCLOCK_MainSysPllOutput_All value toggles all 7 EN bits in one call.
 *
 * Each per-output call does one 32-bit read-modify-write; the _All call
 * does one RMW per involved register (PLL1_REG and PLL2_REG). No PLL
 * bring-up sequencing; no _STS / _LOCK / _READY bit is polled.
 ******************************************************************************/

/* Aggregate masks for the _All variant. MAINPLL_* used; SYSPLL_* are bit-identical. */
#define CLOCK_MAIN_SYS_PLL_PLL1_ALL_MASK                                    \
    (CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV5_EN_MASK  |                   \
     CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV8_EN_MASK  |                   \
     CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV10_EN_MASK |                   \
     CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV20_EN_MASK)

#define CLOCK_MAIN_SYS_PLL_PLL2_ALL_MASK                                    \
    (CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_EN_MASK |                \
     CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_EN_MASK |                \
     CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_EN_MASK)

typedef struct _clock_main_sys_pll_regs
{
    uint16_t pll1_offset; /* offsetof(CGUANA_Type, CGUA_<PLL>_PLL1_REG) */
    uint16_t pll2_offset; /* offsetof(CGUANA_Type, CGUA_<PLL>_PLL2_REG) */
} clock_main_sys_pll_regs_t;

static const clock_main_sys_pll_regs_t s_mainSysPllRegs[kCLOCK_MainSysPll_Count] = {
    [kCLOCK_MainSysPll_Main] = { (uint16_t)offsetof(CGUANA_Type, CGUA_MAINPLL_PLL1_REG),
                                 (uint16_t)offsetof(CGUANA_Type, CGUA_MAINPLL_PLL2_REG) },
    [kCLOCK_MainSysPll_Sys]  = { (uint16_t)offsetof(CGUANA_Type, CGUA_SYSPLL_PLL1_REG),
                                 (uint16_t)offsetof(CGUANA_Type, CGUA_SYSPLL_PLL2_REG) },
};

typedef struct _clock_main_sys_pll_output_map
{
    uint8_t  regIndex; /* 0 = PLL1_REG (Div5/8/10/20), 1 = PLL2_REG (Divfrac0/1/2) */
    uint32_t mask;
} clock_main_sys_pll_output_map_t;

/* Indexed by kCLOCK_MainSysPllOutput_Div5..Divfrac2 (0..6). _All is handled inline. */
static const clock_main_sys_pll_output_map_t s_mainSysPllOutputMap[kCLOCK_MainSysPllOutput_All] = {
    [kCLOCK_MainSysPllOutput_Div5]     = { 0U, CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV5_EN_MASK },
    [kCLOCK_MainSysPllOutput_Div8]     = { 0U, CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV8_EN_MASK },
    [kCLOCK_MainSysPllOutput_Div10]    = { 0U, CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV10_EN_MASK },
    [kCLOCK_MainSysPllOutput_Div20]    = { 0U, CGUANA_CGUA_MAINPLL_PLL1_REG_MAINPLL_DIV20_EN_MASK },
    [kCLOCK_MainSysPllOutput_Divfrac0] = { 1U, CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC0_EN_MASK },
    [kCLOCK_MainSysPllOutput_Divfrac1] = { 1U, CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC1_EN_MASK },
    [kCLOCK_MainSysPllOutput_Divfrac2] = { 1U, CGUANA_CGUA_MAINPLL_PLL2_REG_MAINPLL_DIVFRAC2_EN_MASK },
};

static volatile uint32_t *main_sys_pll_pll1_reg(clock_main_sys_pll_t pll)
{
    return (volatile uint32_t *)((uintptr_t)SYSCON__CGUANA + s_mainSysPllRegs[pll].pll1_offset);
}

static volatile uint32_t *main_sys_pll_pll2_reg(clock_main_sys_pll_t pll)
{
    return (volatile uint32_t *)((uintptr_t)SYSCON__CGUANA + s_mainSysPllRegs[pll].pll2_offset);
}

static volatile uint32_t *main_sys_pll_output_reg(clock_main_sys_pll_t pll, clock_main_sys_pll_output_t out)
{
    return (s_mainSysPllOutputMap[out].regIndex == 0U) ? main_sys_pll_pll1_reg(pll)
                                                       : main_sys_pll_pll2_reg(pll);
}

void CLOCK_EnableMainSysPllOutput(clock_main_sys_pll_t pll, clock_main_sys_pll_output_t out)
{
    if (((uint32_t)pll >= (uint32_t)kCLOCK_MainSysPll_Count) ||
        ((uint32_t)out >= (uint32_t)kCLOCK_MainSysPllOutput_Count))
    {
        return;
    }
    if (out == kCLOCK_MainSysPllOutput_All)
    {
        *main_sys_pll_pll1_reg(pll) |= CLOCK_MAIN_SYS_PLL_PLL1_ALL_MASK;
        *main_sys_pll_pll2_reg(pll) |= CLOCK_MAIN_SYS_PLL_PLL2_ALL_MASK;
    }
    else
    {
        *main_sys_pll_output_reg(pll, out) |= s_mainSysPllOutputMap[out].mask;
    }
}

void CLOCK_DisableMainSysPllOutput(clock_main_sys_pll_t pll, clock_main_sys_pll_output_t out)
{
    if (((uint32_t)pll >= (uint32_t)kCLOCK_MainSysPll_Count) ||
        ((uint32_t)out >= (uint32_t)kCLOCK_MainSysPllOutput_Count))
    {
        return;
    }
    if (out == kCLOCK_MainSysPllOutput_All)
    {
        *main_sys_pll_pll1_reg(pll) &= ~CLOCK_MAIN_SYS_PLL_PLL1_ALL_MASK;
        *main_sys_pll_pll2_reg(pll) &= ~CLOCK_MAIN_SYS_PLL_PLL2_ALL_MASK;
    }
    else
    {
        *main_sys_pll_output_reg(pll, out) &= ~s_mainSysPllOutputMap[out].mask;
    }
}

bool CLOCK_IsMainSysPllOutputEnabled(clock_main_sys_pll_t pll, clock_main_sys_pll_output_t out)
{
    if (((uint32_t)pll >= (uint32_t)kCLOCK_MainSysPll_Count) ||
        ((uint32_t)out >= (uint32_t)kCLOCK_MainSysPllOutput_Count))
    {
        return false;
    }
    if (out == kCLOCK_MainSysPllOutput_All)
    {
        return ((*main_sys_pll_pll1_reg(pll) & CLOCK_MAIN_SYS_PLL_PLL1_ALL_MASK) == CLOCK_MAIN_SYS_PLL_PLL1_ALL_MASK) &&
               ((*main_sys_pll_pll2_reg(pll) & CLOCK_MAIN_SYS_PLL_PLL2_ALL_MASK) == CLOCK_MAIN_SYS_PLL_PLL2_ALL_MASK);
    }
    return (*main_sys_pll_output_reg(pll, out) & s_mainSysPllOutputMap[out].mask) != 0U;
}

/*******************************************************************************
 * Audio/Video PLL CLKOUT enable APIs
 *
 * AUDIOPLL_CLKOUT_EN and VIDEOPLL_CLKOUT_EN share the same bit (bit 3 of the
 * respective PLL1_REG); the CLOCK_AV_PLL_CLKOUT_EN_MASK below aliases the
 * AUDIOPLL_* mask constant.
 ******************************************************************************/

static const uint16_t s_avPllPll1RegOffset[kCLOCK_AvPll_Count] = {
    [kCLOCK_AvPll_Audio] = (uint16_t)offsetof(CGUANA_Type, CGUA_AUDIOPLL_PLL1_REG),
    [kCLOCK_AvPll_Video] = (uint16_t)offsetof(CGUANA_Type, CGUA_VIDEOPLL_PLL1_REG),
};

#define CLOCK_AV_PLL_CLKOUT_EN_MASK CGUANA_CGUA_AUDIOPLL_PLL1_REG_AUDIOPLL_CLKOUT_EN_MASK

static volatile uint32_t *av_pll_pll1_reg(clock_av_pll_t pll)
{
    return (volatile uint32_t *)((uintptr_t)SYSCON__CGUANA + s_avPllPll1RegOffset[pll]);
}

void CLOCK_EnableAvPllClkout(clock_av_pll_t pll)
{
    if ((uint32_t)pll >= (uint32_t)kCLOCK_AvPll_Count)
    {
        return;
    }
    *av_pll_pll1_reg(pll) |= CLOCK_AV_PLL_CLKOUT_EN_MASK;
}

void CLOCK_DisableAvPllClkout(clock_av_pll_t pll)
{
    if ((uint32_t)pll >= (uint32_t)kCLOCK_AvPll_Count)
    {
        return;
    }
    *av_pll_pll1_reg(pll) &= ~CLOCK_AV_PLL_CLKOUT_EN_MASK;
}

bool CLOCK_IsAvPllClkoutEnabled(clock_av_pll_t pll)
{
    if ((uint32_t)pll >= (uint32_t)kCLOCK_AvPll_Count)
    {
        return false;
    }
    return (*av_pll_pll1_reg(pll) & CLOCK_AV_PLL_CLKOUT_EN_MASK) != 0U;
}
