// Seed: 2373044216
module module_0 (
    input wire id_0,
    output uwire id_1,
    output wand id_2,
    input wand id_3,
    input supply0 id_4,
    output uwire id_5,
    input wire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output tri0 id_10,
    output wor id_11
);
  assign id_11 = id_0 == id_4;
  id_13(
      .id_0(1'd0), .id_1(id_5), .id_2(id_8), .id_3(1)
  );
  assign module_1.type_0 = 0;
  supply1 id_14;
  wire id_15;
  assign id_14 = 1;
endmodule
module module_1 (
    input tri1 id_0
    , id_16,
    output wand id_1,
    input wor id_2,
    output tri0 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    inout supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    output tri0 id_12,
    output wand id_13,
    input wire id_14
);
  supply1 id_17;
  assign id_17 = 1'b0;
  logic [7:0] id_18;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_10,
      id_2,
      id_2,
      id_13,
      id_4,
      id_7,
      id_6,
      id_2,
      id_5,
      id_5
  );
  assign {id_9, id_8} = 1;
  assign id_18[1] = id_7;
endmodule
