Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 23 19:23:27 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.591        0.000                      0                  104        0.230        0.000                      0                  104        3.000        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.591        0.000                      0                  104        0.230        0.000                      0                  104       19.363        0.000                       0                    76  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 1.014ns (17.077%)  route 4.924ns (82.923%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 38.175 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.995     4.894    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     5.018 r  keypad_inst/sclk[26]_i_1/O
                         net (fo=1, routed)           0.000     5.018    keypad_inst/sclk[26]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  keypad_inst/sclk_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.655    38.175    keypad_inst/CLK
    SLICE_X3Y42          FDCE                                         r  keypad_inst/sclk_reg[26]/C
                         clock pessimism              0.569    38.743    
                         clock uncertainty           -0.164    38.580    
    SLICE_X3Y42          FDCE (Setup_fdce_C_D)        0.029    38.609    keypad_inst/sclk_reg[26]
  -------------------------------------------------------------------
                         required time                         38.609    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 33.591    

Slack (MET) :             33.725ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.894ns  (logic 1.014ns (17.205%)  route 4.880ns (82.795%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.950     4.850    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.974 r  keypad_inst/sclk[27]_i_1/O
                         net (fo=1, routed)           0.000     4.974    keypad_inst/sclk[27]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[27]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.081    38.699    keypad_inst/sclk_reg[27]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                          -4.974    
  -------------------------------------------------------------------
                         slack                                 33.725    

Slack (MET) :             33.779ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.014ns (17.376%)  route 4.822ns (82.624%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.893     4.792    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.916 r  keypad_inst/sclk[28]_i_1/O
                         net (fo=1, routed)           0.000     4.916    keypad_inst/sclk[28]_i_1_n_0
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[28]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.077    38.695    keypad_inst/sclk_reg[28]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                 33.779    

Slack (MET) :             33.836ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.014ns (17.543%)  route 4.766ns (82.457%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.837     4.737    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.861 r  keypad_inst/sclk[30]_i_1/O
                         net (fo=1, routed)           0.000     4.861    keypad_inst/sclk[30]_i_1_n_0
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[30]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.079    38.697    keypad_inst/sclk_reg[30]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                 33.836    

Slack (MET) :             33.894ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.720ns  (logic 1.014ns (17.727%)  route 4.706ns (82.273%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.777     4.677    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.124     4.801 r  keypad_inst/sclk[25]_i_1/O
                         net (fo=1, routed)           0.000     4.801    keypad_inst/sclk[25]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[25]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.077    38.695    keypad_inst/sclk_reg[25]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -4.801    
  -------------------------------------------------------------------
                         slack                                 33.894    

Slack (MET) :             33.924ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 1.014ns (17.811%)  route 4.679ns (82.189%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.831    -0.921    keypad_inst/CLK
    SLICE_X4Y38          FDCE                                         r  keypad_inst/sclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  keypad_inst/sclk_reg[9]/Q
                         net (fo=15, routed)          1.212     0.810    keypad_inst/sclk[9]
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.124     0.934 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.821     1.755    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124     1.879 r  keypad_inst/sclk[31]_i_10/O
                         net (fo=1, routed)           0.796     2.675    keypad_inst/sclk[31]_i_10_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.799 r  keypad_inst/sclk[31]_i_3/O
                         net (fo=32, routed)          1.849     4.648    keypad_inst/sclk[31]_i_3_n_0
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124     4.772 r  keypad_inst/sclk[31]_i_1/O
                         net (fo=1, routed)           0.000     4.772    keypad_inst/sclk[31]_i_1_n_0
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X6Y42          FDCE                                         r  keypad_inst/sclk_reg[31]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X6Y42          FDCE (Setup_fdce_C_D)        0.079    38.697    keypad_inst/sclk_reg[31]
  -------------------------------------------------------------------
                         required time                         38.697    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                 33.924    

Slack (MET) :             33.985ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.014ns (18.007%)  route 4.617ns (81.993%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.831    -0.921    keypad_inst/CLK
    SLICE_X4Y38          FDCE                                         r  keypad_inst/sclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  keypad_inst/sclk_reg[9]/Q
                         net (fo=15, routed)          1.212     0.810    keypad_inst/sclk[9]
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.124     0.934 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.821     1.755    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124     1.879 r  keypad_inst/sclk[31]_i_10/O
                         net (fo=1, routed)           0.796     2.675    keypad_inst/sclk[31]_i_10_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.799 r  keypad_inst/sclk[31]_i_3/O
                         net (fo=32, routed)          1.787     4.587    keypad_inst/sclk[31]_i_3_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I2_O)        0.124     4.711 r  keypad_inst/sclk[15]_i_1/O
                         net (fo=1, routed)           0.000     4.711    keypad_inst/sclk[15]_i_1_n_0
    SLICE_X6Y39          FDCE                                         r  keypad_inst/sclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X6Y39          FDCE                                         r  keypad_inst/sclk_reg[15]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.079    38.696    keypad_inst/sclk_reg[15]
  -------------------------------------------------------------------
                         required time                         38.696    
                         arrival time                          -4.711    
  -------------------------------------------------------------------
                         slack                                 33.985    

Slack (MET) :             34.037ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.014ns (18.184%)  route 4.562ns (81.816%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.173 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.633     4.533    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I4_O)        0.124     4.657 r  keypad_inst/sclk[19]_i_1/O
                         net (fo=1, routed)           0.000     4.657    keypad_inst/sclk[19]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  keypad_inst/sclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.653    38.173    keypad_inst/CLK
    SLICE_X6Y40          FDCE                                         r  keypad_inst/sclk_reg[19]/C
                         clock pessimism              0.608    38.780    
                         clock uncertainty           -0.164    38.617    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.077    38.694    keypad_inst/sclk_reg[19]
  -------------------------------------------------------------------
                         required time                         38.694    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 34.037    

Slack (MET) :             34.072ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.014ns (18.295%)  route 4.528ns (81.705%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.832    -0.920    keypad_inst/CLK
    SLICE_X4Y39          FDCE                                         r  keypad_inst/sclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.518    -0.402 r  keypad_inst/sclk_reg[14]/Q
                         net (fo=16, routed)          1.483     1.082    keypad_inst/sclk[14]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.124     1.206 f  keypad_inst/sclk[31]_i_24/O
                         net (fo=4, routed)           0.980     2.186    keypad_inst/sclk[31]_i_24_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.310 r  keypad_inst/sclk[31]_i_16/O
                         net (fo=1, routed)           0.466     2.776    keypad_inst/sclk[31]_i_16_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I0_O)        0.124     2.900 r  keypad_inst/sclk[31]_i_5/O
                         net (fo=32, routed)          1.599     4.499    keypad_inst/sclk[31]_i_5_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.124     4.623 r  keypad_inst/sclk[23]_i_1/O
                         net (fo=1, routed)           0.000     4.623    keypad_inst/sclk[23]_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  keypad_inst/sclk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X6Y41          FDCE                                         r  keypad_inst/sclk_reg[23]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.077    38.695    keypad_inst/sclk_reg[23]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                 34.072    

Slack (MET) :             34.094ns  (required time - arrival time)
  Source:                 keypad_inst/sclk_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            keypad_inst/sclk_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 1.014ns (18.353%)  route 4.511ns (81.647%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.174 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.831    -0.921    keypad_inst/CLK
    SLICE_X4Y38          FDCE                                         r  keypad_inst/sclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.518    -0.403 r  keypad_inst/sclk_reg[9]/Q
                         net (fo=15, routed)          1.212     0.810    keypad_inst/sclk[9]
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.124     0.934 r  keypad_inst/sclk[31]_i_22/O
                         net (fo=1, routed)           0.821     1.755    keypad_inst/sclk[31]_i_22_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I0_O)        0.124     1.879 r  keypad_inst/sclk[31]_i_10/O
                         net (fo=1, routed)           0.796     2.675    keypad_inst/sclk[31]_i_10_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.799 r  keypad_inst/sclk[31]_i_3/O
                         net (fo=32, routed)          1.681     4.480    keypad_inst/sclk[31]_i_3_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.124     4.604 r  keypad_inst/sclk[29]_i_1/O
                         net (fo=1, routed)           0.000     4.604    keypad_inst/sclk[29]_i_1_n_0
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          1.654    38.174    keypad_inst/CLK
    SLICE_X4Y42          FDCE                                         r  keypad_inst/sclk_reg[29]/C
                         clock pessimism              0.608    38.781    
                         clock uncertainty           -0.164    38.618    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.081    38.699    keypad_inst/sclk_reg[29]
  -------------------------------------------------------------------
                         required time                         38.699    
                         arrival time                          -4.604    
  -------------------------------------------------------------------
                         slack                                 34.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 graph_inst/ball_vy_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.252ns (72.336%)  route 0.096ns (27.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    graph_inst/CLK
    SLICE_X106Y28        FDCE                                         r  graph_inst/ball_vy_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y28        FDCE (Prop_fdce_C_Q)         0.141    -0.240 r  graph_inst/ball_vy_reg_reg[9]/Q
                         net (fo=8, routed)           0.096    -0.143    graph_inst/in[9]
    SLICE_X107Y28        LUT2 (Prop_lut2_I0_O)        0.045    -0.098 r  graph_inst/ball_y_reg0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.098    graph_inst/ball_y_reg0_carry__0_i_1_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.032 r  graph_inst/ball_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.032    graph_inst/ball_y_reg0[9]
    SLICE_X107Y28        FDCE                                         r  graph_inst/ball_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.898    -0.478    graph_inst/CLK
    SLICE_X107Y28        FDCE                                         r  graph_inst/ball_y_reg_reg[9]/C
                         clock pessimism              0.110    -0.368    
    SLICE_X107Y28        FDCE (Hold_fdce_C_D)         0.105    -0.263    graph_inst/ball_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.909%)  route 0.187ns (50.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    sync_inst/CLK
    SLICE_X109Y27        FDRE                                         r  sync_inst/c_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  sync_inst/c_h_reg[7]/Q
                         net (fo=30, routed)          0.187    -0.053    sync_inst/c_v_reg[0]_0[1]
    SLICE_X108Y27        LUT6 (Prop_lut6_I2_O)        0.045    -0.008 r  sync_inst/c_h[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    sync_inst/c_h_1[8]
    SLICE_X108Y27        FDRE                                         r  sync_inst/c_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.897    -0.479    sync_inst/CLK
    SLICE_X108Y27        FDRE                                         r  sync_inst/c_h_reg[8]/C
                         clock pessimism              0.111    -0.368    
    SLICE_X108Y27        FDRE (Hold_fdre_C_D)         0.121    -0.247    sync_inst/c_h_reg[8]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 graph_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    graph_inst/CLK
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDPE (Prop_fdpe_C_Q)         0.141    -0.240 r  graph_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.079    -0.161    graph_inst/Q[3]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.034 r  graph_inst/ball_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.034    graph_inst/ball_y_reg0[6]
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.897    -0.479    graph_inst/CLK
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[6]/C
                         clock pessimism              0.098    -0.381    
    SLICE_X107Y27        FDPE (Hold_fdpe_C_D)         0.105    -0.276    graph_inst/ball_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 graph_inst/ball_vx_reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.249ns (68.213%)  route 0.116ns (31.787%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.630    -0.380    graph_inst/CLK
    SLICE_X107Y29        FDPE                                         r  graph_inst/ball_vx_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDPE (Prop_fdpe_C_Q)         0.141    -0.239 r  graph_inst/ball_vx_reg_reg[9]/Q
                         net (fo=8, routed)           0.116    -0.123    graph_inst/ball_vx_reg_reg_n_0_[9]
    SLICE_X106Y29        LUT2 (Prop_lut2_I1_O)        0.045    -0.078 r  graph_inst/ball_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000    -0.078    graph_inst/ball_x_reg0_carry_i_1_n_0
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.015 r  graph_inst/ball_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.015    graph_inst/ball_x_reg0[6]
    SLICE_X106Y29        FDPE                                         r  graph_inst/ball_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.899    -0.477    graph_inst/CLK
    SLICE_X106Y29        FDPE                                         r  graph_inst/ball_x_reg_reg[6]/C
                         clock pessimism              0.110    -0.367    
    SLICE_X106Y29        FDPE (Hold_fdpe_C_D)         0.105    -0.262    graph_inst/ball_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 graph_inst/ball_vx_reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.687%)  route 0.115ns (31.313%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.630    -0.380    graph_inst/CLK
    SLICE_X107Y29        FDPE                                         r  graph_inst/ball_vx_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDPE (Prop_fdpe_C_Q)         0.141    -0.239 r  graph_inst/ball_vx_reg_reg[9]/Q
                         net (fo=8, routed)           0.115    -0.124    graph_inst/ball_vx_reg_reg_n_0_[9]
    SLICE_X106Y29        LUT2 (Prop_lut2_I1_O)        0.045    -0.079 r  graph_inst/ball_x_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.079    graph_inst/ball_x_reg0_carry_i_2_n_0
    SLICE_X106Y29        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.013 r  graph_inst/ball_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.013    graph_inst/ball_x_reg0[5]
    SLICE_X106Y29        FDCE                                         r  graph_inst/ball_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.899    -0.477    graph_inst/CLK
    SLICE_X106Y29        FDCE                                         r  graph_inst/ball_x_reg_reg[5]/C
                         clock pessimism              0.110    -0.367    
    SLICE_X106Y29        FDCE (Hold_fdce_C_D)         0.105    -0.262    graph_inst/ball_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sync_inst/c_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.464%)  route 0.115ns (33.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.477ns
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.630    -0.380    sync_inst/CLK
    SLICE_X113Y28        FDRE                                         r  sync_inst/c_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y28        FDRE (Prop_fdre_C_Q)         0.128    -0.252 r  sync_inst/c_v_reg[2]/Q
                         net (fo=16, routed)          0.115    -0.137    sync_inst/c_v[2]
    SLICE_X113Y28        LUT6 (Prop_lut6_I1_O)        0.099    -0.038 r  sync_inst/c_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    sync_inst/c_v[6]_i_1_n_0
    SLICE_X113Y28        FDRE                                         r  sync_inst/c_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.899    -0.477    sync_inst/CLK
    SLICE_X113Y28        FDRE                                         r  sync_inst/c_v_reg[6]/C
                         clock pessimism              0.097    -0.380    
    SLICE_X113Y28        FDRE (Hold_fdre_C_D)         0.091    -0.289    sync_inst/c_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 graph_inst/ball_y_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    graph_inst/CLK
    SLICE_X107Y28        FDPE                                         r  graph_inst/ball_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y28        FDPE (Prop_fdpe_C_Q)         0.141    -0.240 r  graph_inst/ball_y_reg_reg[7]/Q
                         net (fo=9, routed)           0.091    -0.148    graph_inst/Q[5]
    SLICE_X107Y28        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.024 r  graph_inst/ball_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.024    graph_inst/ball_y_reg0[8]
    SLICE_X107Y28        FDCE                                         r  graph_inst/ball_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.898    -0.478    graph_inst/CLK
    SLICE_X107Y28        FDCE                                         r  graph_inst/ball_y_reg_reg[8]/C
                         clock pessimism              0.097    -0.381    
    SLICE_X107Y28        FDCE (Hold_fdce_C_D)         0.105    -0.276    graph_inst/ball_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sync_inst/c_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            sync_inst/c_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.114%)  route 0.171ns (47.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    sync_inst/CLK
    SLICE_X109Y27        FDRE                                         r  sync_inst/c_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y27        FDRE (Prop_fdre_C_Q)         0.141    -0.240 r  sync_inst/c_h_reg[5]/Q
                         net (fo=15, routed)          0.171    -0.069    sync_inst/c_h[5]
    SLICE_X109Y27        LUT6 (Prop_lut6_I2_O)        0.045    -0.024 r  sync_inst/c_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    sync_inst/c_h[7]_i_1_n_0
    SLICE_X109Y27        FDRE                                         r  sync_inst/c_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.897    -0.479    sync_inst/CLK
    SLICE_X109Y27        FDRE                                         r  sync_inst/c_h_reg[7]/C
                         clock pessimism              0.098    -0.381    
    SLICE_X109Y27        FDRE (Hold_fdre_C_D)         0.092    -0.289    sync_inst/c_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 graph_inst/ball_y_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.312ns (79.767%)  route 0.079ns (20.233%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.478ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    graph_inst/CLK
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDPE (Prop_fdpe_C_Q)         0.141    -0.240 r  graph_inst/ball_y_reg_reg[5]/Q
                         net (fo=11, routed)          0.079    -0.161    graph_inst/Q[3]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.044 r  graph_inst/ball_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.044    graph_inst/ball_y_reg0_carry_n_0
    SLICE_X107Y28        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.010 r  graph_inst/ball_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.010    graph_inst/ball_y_reg0[7]
    SLICE_X107Y28        FDPE                                         r  graph_inst/ball_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.898    -0.478    graph_inst/CLK
    SLICE_X107Y28        FDPE                                         r  graph_inst/ball_y_reg_reg[7]/C
                         clock pessimism              0.111    -0.367    
    SLICE_X107Y28        FDPE (Hold_fdpe_C_D)         0.105    -0.262    graph_inst/ball_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 graph_inst/ball_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball_y_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.287ns (75.859%)  route 0.091ns (24.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.479ns
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.629    -0.381    graph_inst/CLK
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDPE (Prop_fdpe_C_Q)         0.141    -0.240 r  graph_inst/ball_y_reg_reg[4]/Q
                         net (fo=11, routed)          0.091    -0.148    graph_inst/Q[2]
    SLICE_X107Y27        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.002 r  graph_inst/ball_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000    -0.002    graph_inst/ball_y_reg0[5]
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=74, routed)          0.897    -0.479    graph_inst/CLK
    SLICE_X107Y27        FDPE                                         r  graph_inst/ball_y_reg_reg[5]/C
                         clock pessimism              0.098    -0.381    
    SLICE_X107Y27        FDPE (Hold_fdpe_C_D)         0.105    -0.276    graph_inst/ball_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X107Y29    graph_inst/ball_vx_reg_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X108Y30    graph_inst/ball_x_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X106Y29    graph_inst/ball_x_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X106Y29    graph_inst/ball_x_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X106Y29    graph_inst/ball_x_reg_reg[5]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X106Y29    graph_inst/ball_x_reg_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X106Y30    graph_inst/ball_x_reg_reg[7]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X106Y30    graph_inst/ball_x_reg_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      keypad_inst/sclk_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X3Y37      keypad_inst/sclk_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X2Y37      keypad_inst/sclk_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y37      keypad_inst/sclk_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X107Y29    graph_inst/ball_vx_reg_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X107Y29    graph_inst/ball_vx_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y30    graph_inst/ball_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y29    graph_inst/ball_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y29    graph_inst/ball_x_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y29    graph_inst/ball_x_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y30    graph_inst/ball_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y30    graph_inst/ball_x_reg_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X106Y30    graph_inst/ball_x_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y30    graph_inst/ball_x_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y27    graph_inst/ball_y_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X107Y27    graph_inst/ball_y_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X107Y27    graph_inst/ball_y_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X107Y27    graph_inst/ball_y_reg_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X107Y27    graph_inst/ball_y_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X4Y40      keypad_inst/sclk_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



