Classic Timing Analyzer report for Den_Giao_Thong
Thu Mar 18 20:45:58 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.186 ns                         ; rst_n                           ; fsm:fsm|current_state[0] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.122 ns                        ; fsm:fsm|current_state[2]        ; street_a[0]              ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.120 ns                        ; rst_n                           ; fsm:fsm|current_state[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 262.05 MHz ( period = 3.816 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+--------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                       ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 262.05 MHz ( period = 3.816 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.603 ns                ;
; N/A   ; 275.48 MHz ( period = 3.630 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.417 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 279.72 MHz ( period = 3.575 ns ) ; time_counter:cnt|clk_counter[7] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.361 ns                ;
; N/A   ; 280.66 MHz ( period = 3.563 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; 283.53 MHz ( period = 3.527 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 287.52 MHz ( period = 3.478 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.258 ns                ;
; N/A   ; 291.72 MHz ( period = 3.428 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 295.07 MHz ( period = 3.389 ns ) ; time_counter:cnt|clk_counter[5] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 298.95 MHz ( period = 3.345 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A   ; 299.40 MHz ( period = 3.340 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.127 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 3.115 ns                ;
; N/A   ; 302.76 MHz ( period = 3.303 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 3.090 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 308.93 MHz ( period = 3.237 ns ) ; time_counter:cnt|clk_counter[2] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 3.023 ns                ;
; N/A   ; 309.41 MHz ( period = 3.232 ns ) ; time_counter:cnt|clk_counter[7] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 3.019 ns                ;
; N/A   ; 312.50 MHz ( period = 3.200 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[0]        ; clk        ; clk      ; None                        ; None                      ; 2.987 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.51 MHz ( period = 3.120 ns ) ; time_counter:cnt|clk_counter[0] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.906 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns ) ; fsm:fsm|current_state[0]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 322.16 MHz ( period = 3.104 ns ) ; time_counter:cnt|clk_counter[6] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 323.10 MHz ( period = 3.095 ns ) ; fsm:fsm|current_state[2]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 325.95 MHz ( period = 3.068 ns ) ; time_counter:cnt|clk_counter[3] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A   ; 327.87 MHz ( period = 3.050 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.836 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns ) ; time_counter:cnt|clk_counter[5] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.833 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.800 ns                ;
; N/A   ; 337.27 MHz ( period = 2.965 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.752 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.745 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 340.02 MHz ( period = 2.941 ns ) ; time_counter:cnt|clk_counter[1] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.727 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.701 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.18 MHz ( period = 2.897 ns ) ; fsm:fsm|current_state[1]        ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.682 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns ) ; time_counter:cnt|clk_counter[2] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.681 ns                ;
; N/A   ; 353.11 MHz ( period = 2.832 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A   ; 353.73 MHz ( period = 2.827 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.614 ns                ;
; N/A   ; 356.25 MHz ( period = 2.807 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.594 ns                ;
; N/A   ; 360.10 MHz ( period = 2.777 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 360.49 MHz ( period = 2.774 ns ) ; fsm:fsm|current_state[0]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.560 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns ) ; time_counter:cnt|clk_counter[6] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.548 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns ) ; fsm:fsm|current_state[2]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.538 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[2] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[1] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[4] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[3] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[0] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[5] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[7] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; time_counter:cnt|clk_counter[4] ; time_counter:cnt|clk_counter[6] ; clk        ; clk      ; None                        ; None                      ; 2.516 ns                ;
; N/A   ; 372.16 MHz ( period = 2.687 ns ) ; time_counter:cnt|clk_counter[0] ; fsm:fsm|current_state[1]        ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A   ; 377.93 MHz ( period = 2.646 ns ) ; time_counter:cnt|clk_counter[3] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.433 ns                ;
; N/A   ; 380.66 MHz ( period = 2.627 ns ) ; fsm:fsm|current_state[1]        ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns ) ; time_counter:cnt|clk_counter[1] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.358 ns                ;
; N/A   ; 409.84 MHz ( period = 2.440 ns ) ; time_counter:cnt|clk_counter[4] ; fsm:fsm|current_state[2]        ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
+-------+----------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+-------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                              ; To Clock ;
+-------+--------------+------------+-------+---------------------------------+----------+
; N/A   ; None         ; 3.186 ns   ; rst_n ; fsm:fsm|current_state[0]        ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[2] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[1] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[4] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[3] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[0] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[5] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[7] ; clk      ;
; N/A   ; None         ; 2.154 ns   ; rst_n ; time_counter:cnt|clk_counter[6] ; clk      ;
; N/A   ; None         ; 2.103 ns   ; rst_n ; fsm:fsm|current_state[2]        ; clk      ;
; N/A   ; None         ; 1.350 ns   ; rst_n ; fsm:fsm|current_state[1]        ; clk      ;
+-------+--------------+------------+-------+---------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+--------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To                ; From Clock ;
+-------+--------------+------------+--------------------------+-------------------+------------+
; N/A   ; None         ; 10.122 ns  ; fsm:fsm|current_state[2] ; street_a_pri_lamp ; clk        ;
; N/A   ; None         ; 10.122 ns  ; fsm:fsm|current_state[2] ; street_a[0]       ; clk        ;
; N/A   ; None         ; 9.991 ns   ; fsm:fsm|current_state[1] ; street_a_pri_lamp ; clk        ;
; N/A   ; None         ; 9.991 ns   ; fsm:fsm|current_state[1] ; street_a[0]       ; clk        ;
; N/A   ; None         ; 8.592 ns   ; fsm:fsm|current_state[2] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 8.592 ns   ; fsm:fsm|current_state[2] ; street_b[0]       ; clk        ;
; N/A   ; None         ; 8.412 ns   ; fsm:fsm|current_state[0] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 8.412 ns   ; fsm:fsm|current_state[0] ; street_b[0]       ; clk        ;
; N/A   ; None         ; 8.255 ns   ; fsm:fsm|current_state[1] ; street_b_pri_lamp ; clk        ;
; N/A   ; None         ; 8.255 ns   ; fsm:fsm|current_state[1] ; street_b[0]       ; clk        ;
; N/A   ; None         ; 7.993 ns   ; fsm:fsm|current_state[0] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 7.903 ns   ; fsm:fsm|current_state[2] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 7.898 ns   ; fsm:fsm|current_state[2] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.893 ns   ; fsm:fsm|current_state[2] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.759 ns   ; fsm:fsm|current_state[0] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.751 ns   ; fsm:fsm|current_state[0] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.749 ns   ; fsm:fsm|current_state[0] ; street_a[2]       ; clk        ;
; N/A   ; None         ; 7.609 ns   ; fsm:fsm|current_state[1] ; street_b[1]       ; clk        ;
; N/A   ; None         ; 7.609 ns   ; fsm:fsm|current_state[2] ; street_a[2]       ; clk        ;
; N/A   ; None         ; 7.602 ns   ; fsm:fsm|current_state[1] ; street_b[2]       ; clk        ;
; N/A   ; None         ; 7.593 ns   ; fsm:fsm|current_state[1] ; street_a[1]       ; clk        ;
; N/A   ; None         ; 7.366 ns   ; fsm:fsm|current_state[1] ; street_a[2]       ; clk        ;
+-------+--------------+------------+--------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                              ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------+----------+
; N/A           ; None        ; -1.120 ns ; rst_n ; fsm:fsm|current_state[1]        ; clk      ;
; N/A           ; None        ; -1.160 ns ; rst_n ; fsm:fsm|current_state[0]        ; clk      ;
; N/A           ; None        ; -1.222 ns ; rst_n ; fsm:fsm|current_state[2]        ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[2] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[1] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[4] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[3] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[0] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[5] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[7] ; clk      ;
; N/A           ; None        ; -1.924 ns ; rst_n ; time_counter:cnt|clk_counter[6] ; clk      ;
+---------------+-------------+-----------+-------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Mar 18 20:45:57 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Den_Giao_Thong -c Den_Giao_Thong --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 262.05 MHz between source register "time_counter:cnt|clk_counter[7]" and destination register "fsm:fsm|current_state[0]" (period= 3.816 ns)
    Info: + Longest register to register delay is 3.603 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y7_N15; Fanout = 2; REG Node = 'time_counter:cnt|clk_counter[7]'
        Info: 2: + IC(0.742 ns) + CELL(0.371 ns) = 1.113 ns; Loc. = LCCOMB_X48_Y7_N14; Fanout = 3; COMB Node = 'time_counter:cnt|y_end~1'
        Info: 3: + IC(0.283 ns) + CELL(0.275 ns) = 1.671 ns; Loc. = LCCOMB_X48_Y7_N0; Fanout = 5; COMB Node = 'time_counter:cnt|g_end~3'
        Info: 4: + IC(0.458 ns) + CELL(0.275 ns) = 2.404 ns; Loc. = LCCOMB_X49_Y7_N14; Fanout = 1; COMB Node = 'fsm:fsm|current_state~11'
        Info: 5: + IC(0.677 ns) + CELL(0.438 ns) = 3.519 ns; Loc. = LCCOMB_X48_Y7_N20; Fanout = 1; COMB Node = 'fsm:fsm|current_state~17'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.603 ns; Loc. = LCFF_X48_Y7_N21; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 1.443 ns ( 40.05 % )
        Info: Total interconnect delay = 2.160 ns ( 59.95 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.673 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X48_Y7_N21; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
            Info: Total cell delay = 1.536 ns ( 57.46 % )
            Info: Total interconnect delay = 1.137 ns ( 42.54 % )
        Info: - Longest clock path from clock "clk" to source register is 2.672 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X47_Y7_N15; Fanout = 2; REG Node = 'time_counter:cnt|clk_counter[7]'
            Info: Total cell delay = 1.536 ns ( 57.49 % )
            Info: Total interconnect delay = 1.136 ns ( 42.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "fsm:fsm|current_state[0]" (data pin = "rst_n", clock pin = "clk") is 3.186 ns
    Info: + Longest pin to register delay is 5.895 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'rst_n'
        Info: 2: + IC(2.261 ns) + CELL(0.393 ns) = 3.633 ns; Loc. = LCCOMB_X49_Y7_N24; Fanout = 3; COMB Node = 'fsm:fsm|current_state~6'
        Info: 3: + IC(0.913 ns) + CELL(0.150 ns) = 4.696 ns; Loc. = LCCOMB_X49_Y7_N14; Fanout = 1; COMB Node = 'fsm:fsm|current_state~11'
        Info: 4: + IC(0.677 ns) + CELL(0.438 ns) = 5.811 ns; Loc. = LCCOMB_X48_Y7_N20; Fanout = 1; COMB Node = 'fsm:fsm|current_state~17'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 5.895 ns; Loc. = LCFF_X48_Y7_N21; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 2.044 ns ( 34.67 % )
        Info: Total interconnect delay = 3.851 ns ( 65.33 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X48_Y7_N21; Fanout = 12; REG Node = 'fsm:fsm|current_state[0]'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
Info: tco from clock "clk" to destination pin "street_a_pri_lamp" through register "fsm:fsm|current_state[2]" is 10.122 ns
    Info: + Longest clock path from clock "clk" to source register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X48_Y7_N9; Fanout = 16; REG Node = 'fsm:fsm|current_state[2]'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.199 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y7_N9; Fanout = 16; REG Node = 'fsm:fsm|current_state[2]'
        Info: 2: + IC(0.813 ns) + CELL(0.242 ns) = 1.055 ns; Loc. = LCCOMB_X49_Y7_N0; Fanout = 2; COMB Node = 'fsm:fsm|WideNor0~0'
        Info: 3: + IC(3.366 ns) + CELL(2.778 ns) = 7.199 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'street_a_pri_lamp'
        Info: Total cell delay = 3.020 ns ( 41.95 % )
        Info: Total interconnect delay = 4.179 ns ( 58.05 % )
Info: th for register "fsm:fsm|current_state[1]" (data pin = "rst_n", clock pin = "clk") is -1.120 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.673 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X48_Y7_N19; Fanout = 13; REG Node = 'fsm:fsm|current_state[1]'
        Info: Total cell delay = 1.536 ns ( 57.46 % )
        Info: Total interconnect delay = 1.137 ns ( 42.54 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.059 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'rst_n'
        Info: 2: + IC(2.559 ns) + CELL(0.437 ns) = 3.975 ns; Loc. = LCCOMB_X48_Y7_N18; Fanout = 1; COMB Node = 'fsm:fsm|current_state~9'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.059 ns; Loc. = LCFF_X48_Y7_N19; Fanout = 13; REG Node = 'fsm:fsm|current_state[1]'
        Info: Total cell delay = 1.500 ns ( 36.95 % )
        Info: Total interconnect delay = 2.559 ns ( 63.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Thu Mar 18 20:45:58 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


