C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3166:5: warning: Added loop label VITIS_LOOP_676_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_676_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3166:5: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3180:5: warning: Added loop label VITIS_LOOP_690_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_690_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3180:5: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3194:5: warning: Added loop label VITIS_LOOP_704_1:   [xilinx-label-all-loops]
    for (unsigned i = low; i != high+1; ++i) {
    ^~~
    VITIS_LOOP_704_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:3194:5: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:4828:7: warning: Added loop label VITIS_LOOP_1248_1:   [xilinx-label-all-loops]
      for (i = 0; i < __N - 1; ++i) {
      ^~~
      VITIS_LOOP_1248_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:4828:7: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:6901:2: warning: Added loop label VITIS_LOOP_119_1:   [xilinx-label-all-loops]
 for (unsigned i = 0; i < 64/8; i++)
 ^~~
 VITIS_LOOP_119_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:6901:2: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:6965:13: warning: Added loop label VITIS_LOOP_192_2:   [xilinx-label-all-loops]
            for (unsigned i = 0; i < 4; i++)
            ^~~
            VITIS_LOOP_192_2: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:6965:13: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7015:2: warning: Added loop label VITIS_LOOP_242_3:   [xilinx-label-all-loops]
 for (unsigned i = 0; i < 64/8; i++)
 ^~~
 VITIS_LOOP_242_3: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7015:2: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7075:13: warning: Added loop label VITIS_LOOP_310_4:   [xilinx-label-all-loops]
            for (unsigned i = 0; i < 4; i++)
            ^~~
            VITIS_LOOP_310_4: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7075:13: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7174:13: warning: Added loop label VITIS_LOOP_409_1:   [xilinx-label-all-loops]
            for (unsigned i = 0; i < max_bytes_need_for_uint32 - 1; i++)
            ^~~
            VITIS_LOOP_409_1: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7174:13: note: FIX-IT applied suggested code changes
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7194:13: warning: Added loop label VITIS_LOOP_429_2:   [xilinx-label-all-loops]
            for (int i = 64/8 - 1; i >= 0; i--)
            ^~~
            VITIS_LOOP_429_2: 
C:\Users\ruuud\spring2025\cse145\AAAAHHHH\ECE1373_2016_hft_on_fpga\src\fast_hls\solution1\.autopilot\db\fast_protocol.pp.0.cpp:7194:13: note: FIX-IT applied suggested code changes
