Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 00:14:09 2019
| Host         : Oz-Bejerano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1701 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.332        0.000                      0                 3739        0.046        0.000                      0                 3739        2.000        0.000                       0                  1707  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.332        0.000                      0                 3739        0.126        0.000                      0                 3739        9.500        0.000                       0                  1703  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.333        0.000                      0                 3739        0.126        0.000                      0                 3739        9.500        0.000                       0                  1703  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.332        0.000                      0                 3739        0.046        0.000                      0                 3739  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.332        0.000                      0                 3739        0.046        0.000                      0                 3739  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 6.499ns (33.096%)  route 13.138ns (66.904%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.947 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.947    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 6.415ns (32.809%)  route 13.138ns (67.191%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.863 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.863    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.863    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 6.395ns (32.740%)  route 13.138ns (67.260%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.843 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.843    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 6.382ns (32.695%)  route 13.138ns (67.305%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.830 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.830    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 6.374ns (32.668%)  route 13.138ns (67.332%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.822 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.822    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.822    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 6.298ns (32.404%)  route 13.138ns (67.596%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.746 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.746    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 6.278ns (32.335%)  route 13.138ns (67.665%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.726 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.726    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 6.265ns (32.289%)  route 13.138ns (67.711%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 6.257ns (32.261%)  route 13.138ns (67.739%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.705 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.705    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 6.181ns (31.995%)  route 13.138ns (68.005%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.629 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.629    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.056    -0.295    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.071    -0.421    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/Q
                         net (fo=4, routed)           0.068    -0.270    RV32I_pipelined_i/stage_FD_0/U0/PC[31]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.064    -0.438    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.252    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[12]
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.824    -0.739    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/C
                         clock pessimism              0.236    -0.503    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.072    -0.431    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[29]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/C
                         clock pessimism              0.235    -0.499    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.075    -0.424    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.556    -0.505    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[5]
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.822    -0.741    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.070    -0.435    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.553    -0.508    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.242    RV32I_pipelined_i/stage_DE_0/U0/pc_FD[4]
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.820    -0.743    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.066    -0.427    RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X12Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.215    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[5]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/C
                         clock pessimism              0.247    -0.479    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.075    -0.404    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/Q
                         net (fo=4, routed)           0.079    -0.259    RV32I_pipelined_i/stage_FD_0/U0/PC[30]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.053    -0.449    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X14Y47         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.220    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[1]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.066    -0.413    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/Q
                         net (fo=3, routed)           0.123    -0.231    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[0]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.070    -0.425    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y53     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y53     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 6.499ns (33.096%)  route 13.138ns (66.904%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.947 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.947    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.280    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 6.415ns (32.809%)  route 13.138ns (67.191%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.863 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.863    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.280    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                         -18.863    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 6.395ns (32.740%)  route 13.138ns (67.260%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.843 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.843    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.079    19.171    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.280    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.280    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 6.382ns (32.695%)  route 13.138ns (67.305%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.830 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.830    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 6.374ns (32.668%)  route 13.138ns (67.332%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.822 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.822    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.822    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 6.298ns (32.404%)  route 13.138ns (67.596%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.746 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.746    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 6.278ns (32.335%)  route 13.138ns (67.665%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.726 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.726    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 6.265ns (32.289%)  route 13.138ns (67.711%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 6.257ns (32.261%)  route 13.138ns (67.739%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.705 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.705    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 6.181ns (31.995%)  route 13.138ns (68.005%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.629 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.629    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.056    -0.295    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.071    -0.421    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/Q
                         net (fo=4, routed)           0.068    -0.270    RV32I_pipelined_i/stage_FD_0/U0/PC[31]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.064    -0.438    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.252    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[12]
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.824    -0.739    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/C
                         clock pessimism              0.236    -0.503    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.072    -0.431    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[29]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/C
                         clock pessimism              0.235    -0.499    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.075    -0.424    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.556    -0.505    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[5]
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.822    -0.741    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/C
                         clock pessimism              0.236    -0.505    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.070    -0.435    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.553    -0.508    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.242    RV32I_pipelined_i/stage_DE_0/U0/pc_FD[4]
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.820    -0.743    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/C
                         clock pessimism              0.250    -0.493    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.066    -0.427    RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X12Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.215    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[5]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/C
                         clock pessimism              0.247    -0.479    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.075    -0.404    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/Q
                         net (fo=4, routed)           0.079    -0.259    RV32I_pipelined_i/stage_FD_0/U0/PC[30]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/C
                         clock pessimism              0.235    -0.502    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.053    -0.449    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X14Y47         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.220    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[1]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.066    -0.413    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/Q
                         net (fo=3, routed)           0.123    -0.231    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[0]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/C
                         clock pessimism              0.234    -0.495    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.070    -0.425    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y4      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y30     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y49     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y50     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y53     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y53     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y40     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y43     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[15][21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 6.499ns (33.096%)  route 13.138ns (66.904%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.947 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.947    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 6.415ns (32.809%)  route 13.138ns (67.191%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.863 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.863    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.863    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 6.395ns (32.740%)  route 13.138ns (67.260%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.843 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.843    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 6.382ns (32.695%)  route 13.138ns (67.305%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.830 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.830    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 6.374ns (32.668%)  route 13.138ns (67.332%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.822 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.822    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.822    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 6.298ns (32.404%)  route 13.138ns (67.596%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.746 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.746    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 6.278ns (32.335%)  route 13.138ns (67.665%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.726 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.726    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 6.265ns (32.289%)  route 13.138ns (67.711%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 6.257ns (32.261%)  route 13.138ns (67.739%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.705 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.705    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 6.181ns (31.995%)  route 13.138ns (68.005%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.629 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.629    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.056    -0.295    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.080    -0.412    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.071    -0.341    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/Q
                         net (fo=4, routed)           0.068    -0.270    RV32I_pipelined_i/stage_FD_0/U0/PC[31]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.080    -0.422    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.064    -0.358    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.252    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[12]
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.824    -0.739    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/C
                         clock pessimism              0.236    -0.503    
                         clock uncertainty            0.080    -0.423    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.072    -0.351    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[29]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/C
                         clock pessimism              0.235    -0.499    
                         clock uncertainty            0.080    -0.419    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.075    -0.344    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.556    -0.505    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[5]
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.822    -0.741    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/C
                         clock pessimism              0.236    -0.505    
                         clock uncertainty            0.080    -0.425    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.070    -0.355    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.553    -0.508    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.242    RV32I_pipelined_i/stage_DE_0/U0/pc_FD[4]
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.820    -0.743    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.080    -0.413    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.066    -0.347    RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X12Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.215    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[5]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/C
                         clock pessimism              0.247    -0.479    
                         clock uncertainty            0.080    -0.399    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.075    -0.324    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/Q
                         net (fo=4, routed)           0.079    -0.259    RV32I_pipelined_i/stage_FD_0/U0/PC[30]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.080    -0.422    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.053    -0.369    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X14Y47         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.220    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[1]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.080    -0.399    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.066    -0.333    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/Q
                         net (fo=3, routed)           0.123    -0.231    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[0]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.080    -0.415    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.070    -0.345    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 6.499ns (33.096%)  route 13.138ns (66.904%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.947 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.947    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 6.415ns (32.809%)  route 13.138ns (67.191%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.863 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.863    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.863    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.533ns  (logic 6.395ns (32.740%)  route 13.138ns (67.260%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 18.662 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.624 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.624    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X24Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.843 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.843    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.494    18.662    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.588    19.250    
                         clock uncertainty           -0.080    19.170    
    SLICE_X24Y37         FDRE (Setup_fdre_C_D)        0.109    19.279    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.279    
                         arrival time                         -18.843    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.520ns  (logic 6.382ns (32.695%)  route 13.138ns (67.305%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.830 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.830    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.830    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.512ns  (logic 6.374ns (32.668%)  route 13.138ns (67.332%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.822 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.822    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.822    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 6.298ns (32.404%)  route 13.138ns (67.596%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.746 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.746    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.746    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.416ns  (logic 6.278ns (32.335%)  route 13.138ns (67.665%))
  Logic Levels:           30  (CARRY4=14 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.507 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.507    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.726 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.726    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y36         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.403ns  (logic 6.265ns (32.289%)  route 13.138ns (67.711%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.713 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.713    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.713    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.395ns  (logic 6.257ns (32.261%)  route 13.138ns (67.739%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.705 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.705    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.319ns  (logic 6.181ns (31.995%)  route 13.138ns (68.005%))
  Logic Levels:           29  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 18.661 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.669    -0.690    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X35Y33         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.234 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[3]/Q
                         net (fo=5, routed)           1.432     1.198    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[3]
    SLICE_X17Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.348 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[3]_INST_0/O
                         net (fo=92, routed)          0.876     2.223    RV32I_pipelined_i/ALU_0/U0/B[3]
    SLICE_X15Y35         LUT2 (Prop_lut2_I0_O)        0.332     2.555 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7/O
                         net (fo=1, routed)           0.000     2.555    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.105    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.219 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.333 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.333    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.447 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.339     4.786    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I3_O)        0.124     4.910 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34/O
                         net (fo=2, routed)           0.830     5.741    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_34_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.865 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.986     6.850    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.974 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.720     7.694    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.818 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.811     8.629    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X9Y40          LUT6 (Prop_lut6_I5_O)        0.124     8.753 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4/O
                         net (fo=1, routed)           0.529     9.282    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_i_4_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.832 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.832    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.949    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/O[1]
                         net (fo=1, routed)           0.835    11.107    RV32I_pipelined_i/ALU_0/U0/operation4[22]
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.301    11.408 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.408    11.816    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_6_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I4_O)        0.332    12.148 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.769    12.917    RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0_i_1_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.124    13.041 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[22]_INST_0/O
                         net (fo=2, routed)           1.091    14.132    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[22]
    SLICE_X19Y36         LUT6 (Prop_lut6_I0_O)        0.124    14.256 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5/O
                         net (fo=1, routed)           0.469    14.725    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_5_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I4_O)        0.124    14.849 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.312    15.161    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X20Y35         LUT6 (Prop_lut6_I4_O)        0.124    15.285 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.503    15.788    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X20Y35         LUT4 (Prop_lut4_I0_O)        0.124    15.912 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.653    16.566    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X22Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.690 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[2]_INST_0/O
                         net (fo=2, routed)           0.575    17.265    RV32I_pipelined_i/program_counter_1/U0/next_PC[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    17.389 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5/O
                         net (fo=1, routed)           0.000    17.389    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_5_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.922 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.922    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.039 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.039    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.156 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.156    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.273 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.273    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X24Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.390 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.390    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.629 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.629    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        1.493    18.661    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y35         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.588    19.249    
                         clock uncertainty           -0.080    19.169    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)        0.109    19.278    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.278    
                         arrival time                         -18.629    
  -------------------------------------------------------------------
                         slack                                  0.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[6]/Q
                         net (fo=2, routed)           0.056    -0.295    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[6]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.080    -0.412    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.071    -0.341    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/Q
                         net (fo=4, routed)           0.068    -0.270    RV32I_pipelined_i/stage_FD_0/U0/PC[31]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.080    -0.422    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.064    -0.358    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.558    -0.503    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/stage_EM_0/U0/PC_EM_reg_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.252    RV32I_pipelined_i/stage_MW_0/U0/PC_EM[12]
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.824    -0.739    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X29Y31         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]/C
                         clock pessimism              0.236    -0.503    
                         clock uncertainty            0.080    -0.423    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.072    -0.351    RV32I_pipelined_i/stage_MW_0/U0/PC_MW_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.562    -0.499    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[29]/Q
                         net (fo=1, routed)           0.113    -0.245    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[29]
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.829    -0.734    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X27Y37         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]/C
                         clock pessimism              0.235    -0.499    
                         clock uncertainty            0.080    -0.419    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.075    -0.344    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.556    -0.505    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/stage_EM_0/U0/output_bus_EM_reg_reg[5]/Q
                         net (fo=1, routed)           0.114    -0.250    RV32I_pipelined_i/stage_MW_0/U0/output_bus_EM[5]
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.822    -0.741    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]/C
                         clock pessimism              0.236    -0.505    
                         clock uncertainty            0.080    -0.425    
    SLICE_X26Y29         FDRE (Hold_fdre_C_D)         0.070    -0.355    RV32I_pipelined_i/stage_MW_0/U0/output_bus_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.062%)  route 0.125ns (46.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.553    -0.508    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X22Y29         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.242    RV32I_pipelined_i/stage_DE_0/U0/pc_FD[4]
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.820    -0.743    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X22Y30         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]/C
                         clock pessimism              0.250    -0.493    
                         clock uncertainty            0.080    -0.413    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.066    -0.347    RV32I_pipelined_i/stage_DE_0/U0/pc_DE_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.569    -0.492    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X12Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.215    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[5]
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.837    -0.726    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X13Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]/C
                         clock pessimism              0.247    -0.479    
                         clock uncertainty            0.080    -0.399    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.075    -0.324    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.164ns (67.452%)  route 0.079ns (32.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.559    -0.502    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.338 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/Q
                         net (fo=4, routed)           0.079    -0.259    RV32I_pipelined_i/stage_FD_0/U0/PC[30]
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.826    -0.737    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X24Y37         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]/C
                         clock pessimism              0.235    -0.502    
                         clock uncertainty            0.080    -0.422    
    SLICE_X24Y37         FDRE (Hold_fdre_C_D)         0.053    -0.369    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.309%)  route 0.134ns (48.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X14Y47         FDSE                                         r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDSE (Prop_fdse_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_DE_0/U0/instruction_DE_reg_reg[1]/Q
                         net (fo=3, routed)           0.134    -0.220    RV32I_pipelined_i/stage_EM_0/U0/instruction_DE[1]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.080    -0.399    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.066    -0.333    RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.486%)  route 0.123ns (46.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.566    -0.495    RV32I_pipelined_i/stage_EM_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  RV32I_pipelined_i/stage_EM_0/U0/instruction_EM_reg_reg[0]/Q
                         net (fo=3, routed)           0.123    -0.231    RV32I_pipelined_i/stage_MW_0/U0/instruction_EM[0]
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1701, routed)        0.834    -0.729    RV32I_pipelined_i/stage_MW_0/U0/clk
    SLICE_X14Y48         FDRE                                         r  RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]/C
                         clock pessimism              0.234    -0.495    
                         clock uncertainty            0.080    -0.415    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.070    -0.345    RV32I_pipelined_i/stage_MW_0/U0/instruction_MW_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.114    





