vendor_name = ModelSim
source_file = 1, D:/Desktop/FPGA/QuartusII/not_gate/not_gate.v
source_file = 1, D:/Desktop/FPGA/QuartusII/not_gate/not_gate_tb.v
source_file = 1, D:/Desktop/FPGA/QuartusII/not_gate/db/not_gate.cbx.xml
design_name = not_gate
instance = comp, \out~output , out~output, not_gate, 1
instance = comp, \in~input , in~input, not_gate, 1
