/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/control_bus_structTMR.v                                                       *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:05                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: control_bus_struct.v                                                                   *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? control_bus_struct.v) *
 *           Modification time : 2022-12-05 11:40:56                                                *
 *           File Size         : 14227                                                              *
 *           MD5 hash          : 2f934a377a0aaf7864814be82db47dee                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module control_busTMR(
  input wire  clk ,
  input wire [7:0] data_init ,
  input wire [7:0] data_tra_spi_out ,
  input wire  miso ,
  input wire [4:0] n_buses ,
  input wire  rst ,
  input wire  rst_osc_cnt ,
  input wire  start_osc_cnt ,
  input wire  start_power_init ,
  input wire  transceive ,
  output wire  end_osc_cnt ,
  output wire  mosi ,
  output wire [4:0] power_bus_cnt_active ,
  output wire  sck ,
  output wire  w_Master_TX_Ready 
);
wire rstC;
wire rstB;
wire rstA;
wire [4:0] power_bus_cntC;
wire [4:0] power_bus_cntB;
wire [4:0] power_bus_cntA;
wire [4:0] n_busesC;
wire [4:0] n_busesB;
wire [4:0] n_busesA;
wire clkC;
wire clkB;
wire clkA;
wor end_osc_cntRTmrError;
wire end_osc_cntR;
wire SPI_MODE;
reg  clk_en ;
wire fifo_empty;
wire full;
wire [7:0] o_RX_Byte;
wire o_RX_DV;
wire [4:0] power_bus_cnt;
reg  rena ;
wire [7:0] rxdat;
wire [7:0] txdat;
reg  [7:0] mw_spi_bus_fiforeg_cval0 ;
reg  [7:0] mw_spi_bus_fiforeg_cval1 ;
reg  [7:0] mw_spi_bus_fiforeg_cval2 ;
reg  [7:0] mw_spi_bus_fiforeg_cval3 ;
reg  [7:0] mw_spi_bus_fiforeg_cval4 ;
reg  [7:0] mw_spi_bus_fiforeg_cval5 ;
reg  [7:0] mw_spi_bus_fiforeg_cval6 ;
reg  [7:0] mw_spi_bus_fiforeg_cval7 ;
reg  [7:0] mw_spi_bus_fiforeg_cval8 ;
reg  [7:0] mw_spi_bus_fiforeg_cval9 ;
reg  [7:0] mw_spi_bus_fiforeg_cval10 ;
reg  [7:0] mw_spi_bus_fiforeg_cval11 ;
reg  [7:0] mw_spi_bus_fiforeg_cval12 ;
reg  [7:0] mw_spi_bus_fiforeg_cval13 ;
reg  [7:0] mw_spi_bus_fiforeg_cval14 ;
reg  [7:0] mw_spi_bus_fiforeg_cval15 ;
reg  [7:0] mw_spi_bus_fiforeg_cval16 ;
reg  [7:0] mw_spi_bus_fiforeg_cval17 ;
reg  [7:0] mw_spi_bus_fiforeg_cval18 ;
reg  [7:0] mw_spi_bus_fiforeg_cval19 ;
reg  [7:0] mw_spi_bus_fiforeg_cval20 ;
wire [7:0] mw_spi_bus_fiforeg_nval0;
wire [7:0] mw_spi_bus_fiforeg_nval1;
wire [7:0] mw_spi_bus_fiforeg_nval2;
wire [7:0] mw_spi_bus_fiforeg_nval3;
wire [7:0] mw_spi_bus_fiforeg_nval4;
wire [7:0] mw_spi_bus_fiforeg_nval5;
wire [7:0] mw_spi_bus_fiforeg_nval6;
wire [7:0] mw_spi_bus_fiforeg_nval7;
wire [7:0] mw_spi_bus_fiforeg_nval8;
wire [7:0] mw_spi_bus_fiforeg_nval9;
wire [7:0] mw_spi_bus_fiforeg_nval10;
wire [7:0] mw_spi_bus_fiforeg_nval11;
wire [7:0] mw_spi_bus_fiforeg_nval12;
wire [7:0] mw_spi_bus_fiforeg_nval13;
wire [7:0] mw_spi_bus_fiforeg_nval14;
wire [7:0] mw_spi_bus_fiforeg_nval15;
wire [7:0] mw_spi_bus_fiforeg_nval16;
wire [7:0] mw_spi_bus_fiforeg_nval17;
wire [7:0] mw_spi_bus_fiforeg_nval18;
wire [7:0] mw_spi_bus_fiforeg_nval19;
wire [7:0] mw_spi_bus_fiforeg_nval20;
wire mw_spi_bus_fifotemp_rena;
wire mw_spi_bus_fifotemp_wena;
wire mw_spi_bus_fifotemp_full;
wire mw_spi_bus_fifotemp_empty;
reg  [4:0] mw_spi_bus_fifoaddr_cval ;
wire [4:0] mw_spi_bus_fifoaddr_nval;

bit_counterTMR bit_counter_trim (
    .ext_rst(rst_osc_cnt),
    .rst(rst),
    .data_out(power_bus_cnt),
    .clk(clk),
    .cnt_enable(start_osc_cnt)
    );

spi_masterTMR #(.CLKS_PER_HALF_BIT(10)) spi_master_control0 (
    .i_Rst_L(rst),
    .i_Clk(clk),
    .SPI_MODE(SPI_MODE),
    .i_TX_Byte(txdat),
    .i_TX_DV(transceive),
    .o_TX_ReadyW(w_Master_TX_Ready),
    .o_RX_DVW(o_RX_DV),
    .o_RX_ByteW(o_RX_Byte),
    .o_SPI_ClkW(sck),
    .i_SPI_MISO(miso),
    .o_SPI_MOSIW(mosi)
    );
reg  end_osc_cntRA ;
reg  end_osc_cntRB ;
reg  end_osc_cntRC ;
assign power_bus_cnt_active =  (start_power_init==1) ? power_bus_cnt : power_bus_cnt;
assign txdat =  (start_power_init==1) ? data_init : data_tra_spi_out;
assign SPI_MODE =  1'b0;
initial
  end_osc_cntRA =  1'b0;
initial
  end_osc_cntRB =  1'b0;
initial
  end_osc_cntRC =  1'b0;
initial
  clk_en =  1'b1;
wire end_osc_cntRV =  end_osc_cntR;
assign end_osc_cnt =  end_osc_cntR;

always @( posedge clkA )
  begin
    if (!rstA)
      end_osc_cntRA <= 0;
    else
      case (power_bus_cntA)
        n_busesA : end_osc_cntRA <= 1;
        default : end_osc_cntRA <= 0;
      endcase
  end

always @( posedge clkB )
  begin
    if (!rstB)
      end_osc_cntRB <= 0;
    else
      case (power_bus_cntB)
        n_busesB : end_osc_cntRB <= 1;
        default : end_osc_cntRB <= 0;
      endcase
  end

always @( posedge clkC )
  begin
    if (!rstC)
      end_osc_cntRC <= 0;
    else
      case (power_bus_cntC)
        n_busesC : end_osc_cntRC <= 1;
        default : end_osc_cntRC <= 0;
      endcase
  end

always @( posedge clk )
  begin
    if (!rst)
      rena <= 0;
    else
      if (!fifo_empty)
        rena <= 1;
      else
        rena <= 0;
  end
assign full =  mw_spi_bus_fifotemp_full;
assign fifo_empty =  mw_spi_bus_fifotemp_empty;
assign rxdat =  mw_spi_bus_fiforeg_cval0;
assign mw_spi_bus_fifotemp_rena =  rst&rena&~mw_spi_bus_fifotemp_empty;
assign mw_spi_bus_fifotemp_wena =  rst&o_RX_DV&~mw_spi_bus_fifotemp_full;
assign mw_spi_bus_fifotemp_empty =  (mw_spi_bus_fifoaddr_cval==0);
assign mw_spi_bus_fifotemp_full =  (mw_spi_bus_fifoaddr_cval==20);
assign mw_spi_bus_fifoaddr_nval =  (~ rst ) ? 0 : mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval : mw_spi_bus_fifoaddr_cval+1'b1 : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fifoaddr_cval-1'b1 : mw_spi_bus_fifoaddr_cval;

always @( posedge clk )
  begin : spi_bus_fifoseq_proc
    if (clk_en)
      mw_spi_bus_fifoaddr_cval =  mw_spi_bus_fifoaddr_nval;
  end

always @( posedge clk )
  begin : spi_bus_fifomove_proc
    if (clk_en)
      begin
        mw_spi_bus_fiforeg_cval0[7:0]  =  mw_spi_bus_fiforeg_nval0[7:0] ;
        mw_spi_bus_fiforeg_cval1[7:0]  =  mw_spi_bus_fiforeg_nval1[7:0] ;
        mw_spi_bus_fiforeg_cval2[7:0]  =  mw_spi_bus_fiforeg_nval2[7:0] ;
        mw_spi_bus_fiforeg_cval3[7:0]  =  mw_spi_bus_fiforeg_nval3[7:0] ;
        mw_spi_bus_fiforeg_cval4[7:0]  =  mw_spi_bus_fiforeg_nval4[7:0] ;
        mw_spi_bus_fiforeg_cval5[7:0]  =  mw_spi_bus_fiforeg_nval5[7:0] ;
        mw_spi_bus_fiforeg_cval6[7:0]  =  mw_spi_bus_fiforeg_nval6[7:0] ;
        mw_spi_bus_fiforeg_cval7[7:0]  =  mw_spi_bus_fiforeg_nval7[7:0] ;
        mw_spi_bus_fiforeg_cval8[7:0]  =  mw_spi_bus_fiforeg_nval8[7:0] ;
        mw_spi_bus_fiforeg_cval9[7:0]  =  mw_spi_bus_fiforeg_nval9[7:0] ;
        mw_spi_bus_fiforeg_cval10[7:0]  =  mw_spi_bus_fiforeg_nval10[7:0] ;
        mw_spi_bus_fiforeg_cval11[7:0]  =  mw_spi_bus_fiforeg_nval11[7:0] ;
        mw_spi_bus_fiforeg_cval12[7:0]  =  mw_spi_bus_fiforeg_nval12[7:0] ;
        mw_spi_bus_fiforeg_cval13[7:0]  =  mw_spi_bus_fiforeg_nval13[7:0] ;
        mw_spi_bus_fiforeg_cval14[7:0]  =  mw_spi_bus_fiforeg_nval14[7:0] ;
        mw_spi_bus_fiforeg_cval15[7:0]  =  mw_spi_bus_fiforeg_nval15[7:0] ;
        mw_spi_bus_fiforeg_cval16[7:0]  =  mw_spi_bus_fiforeg_nval16[7:0] ;
        mw_spi_bus_fiforeg_cval17[7:0]  =  mw_spi_bus_fiforeg_nval17[7:0] ;
        mw_spi_bus_fiforeg_cval18[7:0]  =  mw_spi_bus_fiforeg_nval18[7:0] ;
        mw_spi_bus_fiforeg_cval19[7:0]  =  mw_spi_bus_fiforeg_nval19[7:0] ;
        mw_spi_bus_fiforeg_cval20[7:0]  =  mw_spi_bus_fiforeg_nval20[7:0] ;
      end
  end
assign mw_spi_bus_fiforeg_nval0[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==0) ? o_RX_Byte : mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fiforeg_cval0[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fiforeg_cval0[7:0] ;
assign mw_spi_bus_fiforeg_nval1[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==1) ? o_RX_Byte : mw_spi_bus_fiforeg_cval2[7:0]  : (mw_spi_bus_fifoaddr_cval==0) ? o_RX_Byte : mw_spi_bus_fiforeg_cval1[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval2[7:0]  : mw_spi_bus_fiforeg_cval1[7:0] ;
assign mw_spi_bus_fiforeg_nval2[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==2) ? o_RX_Byte : mw_spi_bus_fiforeg_cval3[7:0]  : (mw_spi_bus_fifoaddr_cval==1) ? o_RX_Byte : mw_spi_bus_fiforeg_cval2[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval3[7:0]  : mw_spi_bus_fiforeg_cval2[7:0] ;
assign mw_spi_bus_fiforeg_nval3[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==3) ? o_RX_Byte : mw_spi_bus_fiforeg_cval4[7:0]  : (mw_spi_bus_fifoaddr_cval==2) ? o_RX_Byte : mw_spi_bus_fiforeg_cval3[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval4[7:0]  : mw_spi_bus_fiforeg_cval3[7:0] ;
assign mw_spi_bus_fiforeg_nval4[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==4) ? o_RX_Byte : mw_spi_bus_fiforeg_cval5[7:0]  : (mw_spi_bus_fifoaddr_cval==3) ? o_RX_Byte : mw_spi_bus_fiforeg_cval4[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval5[7:0]  : mw_spi_bus_fiforeg_cval4[7:0] ;
assign mw_spi_bus_fiforeg_nval5[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==5) ? o_RX_Byte : mw_spi_bus_fiforeg_cval6[7:0]  : (mw_spi_bus_fifoaddr_cval==4) ? o_RX_Byte : mw_spi_bus_fiforeg_cval5[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval6[7:0]  : mw_spi_bus_fiforeg_cval5[7:0] ;
assign mw_spi_bus_fiforeg_nval6[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==6) ? o_RX_Byte : mw_spi_bus_fiforeg_cval7[7:0]  : (mw_spi_bus_fifoaddr_cval==5) ? o_RX_Byte : mw_spi_bus_fiforeg_cval6[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval7[7:0]  : mw_spi_bus_fiforeg_cval6[7:0] ;
assign mw_spi_bus_fiforeg_nval7[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==7) ? o_RX_Byte : mw_spi_bus_fiforeg_cval8[7:0]  : (mw_spi_bus_fifoaddr_cval==6) ? o_RX_Byte : mw_spi_bus_fiforeg_cval7[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval8[7:0]  : mw_spi_bus_fiforeg_cval7[7:0] ;
assign mw_spi_bus_fiforeg_nval8[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==8) ? o_RX_Byte : mw_spi_bus_fiforeg_cval9[7:0]  : (mw_spi_bus_fifoaddr_cval==7) ? o_RX_Byte : mw_spi_bus_fiforeg_cval8[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval9[7:0]  : mw_spi_bus_fiforeg_cval8[7:0] ;
assign mw_spi_bus_fiforeg_nval9[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==9) ? o_RX_Byte : mw_spi_bus_fiforeg_cval10[7:0]  : (mw_spi_bus_fifoaddr_cval==8) ? o_RX_Byte : mw_spi_bus_fiforeg_cval9[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval10[7:0]  : mw_spi_bus_fiforeg_cval9[7:0] ;
assign mw_spi_bus_fiforeg_nval10[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==10) ? o_RX_Byte : mw_spi_bus_fiforeg_cval11[7:0]  : (mw_spi_bus_fifoaddr_cval==9) ? o_RX_Byte : mw_spi_bus_fiforeg_cval10[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval11[7:0]  : mw_spi_bus_fiforeg_cval10[7:0] ;
assign mw_spi_bus_fiforeg_nval11[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==11) ? o_RX_Byte : mw_spi_bus_fiforeg_cval12[7:0]  : (mw_spi_bus_fifoaddr_cval==10) ? o_RX_Byte : mw_spi_bus_fiforeg_cval11[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval12[7:0]  : mw_spi_bus_fiforeg_cval11[7:0] ;
assign mw_spi_bus_fiforeg_nval12[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==12) ? o_RX_Byte : mw_spi_bus_fiforeg_cval13[7:0]  : (mw_spi_bus_fifoaddr_cval==11) ? o_RX_Byte : mw_spi_bus_fiforeg_cval12[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval13[7:0]  : mw_spi_bus_fiforeg_cval12[7:0] ;
assign mw_spi_bus_fiforeg_nval13[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==13) ? o_RX_Byte : mw_spi_bus_fiforeg_cval14[7:0]  : (mw_spi_bus_fifoaddr_cval==12) ? o_RX_Byte : mw_spi_bus_fiforeg_cval13[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval14[7:0]  : mw_spi_bus_fiforeg_cval13[7:0] ;
assign mw_spi_bus_fiforeg_nval14[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==14) ? o_RX_Byte : mw_spi_bus_fiforeg_cval15[7:0]  : (mw_spi_bus_fifoaddr_cval==13) ? o_RX_Byte : mw_spi_bus_fiforeg_cval14[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval15[7:0]  : mw_spi_bus_fiforeg_cval14[7:0] ;
assign mw_spi_bus_fiforeg_nval15[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==15) ? o_RX_Byte : mw_spi_bus_fiforeg_cval16[7:0]  : (mw_spi_bus_fifoaddr_cval==14) ? o_RX_Byte : mw_spi_bus_fiforeg_cval15[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval16[7:0]  : mw_spi_bus_fiforeg_cval15[7:0] ;
assign mw_spi_bus_fiforeg_nval16[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==16) ? o_RX_Byte : mw_spi_bus_fiforeg_cval17[7:0]  : (mw_spi_bus_fifoaddr_cval==15) ? o_RX_Byte : mw_spi_bus_fiforeg_cval16[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval17[7:0]  : mw_spi_bus_fiforeg_cval16[7:0] ;
assign mw_spi_bus_fiforeg_nval17[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==17) ? o_RX_Byte : mw_spi_bus_fiforeg_cval18[7:0]  : (mw_spi_bus_fifoaddr_cval==16) ? o_RX_Byte : mw_spi_bus_fiforeg_cval17[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval18[7:0]  : mw_spi_bus_fiforeg_cval17[7:0] ;
assign mw_spi_bus_fiforeg_nval18[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==18) ? o_RX_Byte : mw_spi_bus_fiforeg_cval19[7:0]  : (mw_spi_bus_fifoaddr_cval==17) ? o_RX_Byte : mw_spi_bus_fiforeg_cval18[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval19[7:0]  : mw_spi_bus_fiforeg_cval18[7:0] ;
assign mw_spi_bus_fiforeg_nval19[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? (mw_spi_bus_fifoaddr_cval==19) ? o_RX_Byte : mw_spi_bus_fiforeg_cval20[7:0]  : (mw_spi_bus_fifoaddr_cval==18) ? o_RX_Byte : mw_spi_bus_fiforeg_cval19[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fiforeg_cval19[7:0] ;
assign mw_spi_bus_fiforeg_nval20[7:0]  =  mw_spi_bus_fifotemp_wena ? mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : (mw_spi_bus_fifoaddr_cval==19) ? o_RX_Byte : mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fifotemp_rena ? mw_spi_bus_fiforeg_cval20[7:0]  : mw_spi_bus_fiforeg_cval20[7:0] ;

majorityVoter end_osc_cntRVoter (
    .inA(end_osc_cntRA),
    .inB(end_osc_cntRB),
    .inC(end_osc_cntRC),
    .out(end_osc_cntR),
    .tmrErr(end_osc_cntRTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout #(.WIDTH(5)) n_busesFanout (
    .in(n_buses),
    .outA(n_busesA),
    .outB(n_busesB),
    .outC(n_busesC)
    );

fanout #(.WIDTH(5)) power_bus_cntFanout (
    .in(power_bus_cnt),
    .outA(power_bus_cntA),
    .outB(power_bus_cntB),
    .outC(power_bus_cntC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );
endmodule

