
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 8.07

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: parallel_out[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ parallel_out[7]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: shift_right_count[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ input3/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     6    0.14    0.28    0.22    0.42 ^ input3/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net4 (net)
                  0.28    0.00    0.42 ^ _132_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.07    0.05    0.47 v _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _008_ (net)
                  0.07    0.00    0.47 v shift_right_count[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_right_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ shift_right_count[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_right_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ shift_right_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         shift_right_count[0] (net)
                  0.33    0.00    0.58 ^ _076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.23    0.19    0.77 v _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.23    0.00    0.77 v _141_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.16    0.41    1.18 ^ _141_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _070_ (net)
                  0.16    0.00    1.18 ^ _091_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.09    0.08    1.26 v _091_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _028_ (net)
                  0.09    0.00    1.26 v _100_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.23    1.49 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.09    0.00    1.49 v _102_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.40    0.22    1.71 ^ _102_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.40    0.00    1.71 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.16    0.08    1.79 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _002_ (net)
                  0.16    0.00    1.79 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_right_count[2]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.06    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.15    0.29    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.29    0.00    0.43 ^ shift_right_count[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ shift_right_count[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.06   10.06   library recovery time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     7    0.08    0.33    0.58    0.58 ^ shift_right_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         shift_right_count[0] (net)
                  0.33    0.00    0.58 ^ _076_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.05    0.23    0.19    0.77 v _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.23    0.00    0.77 v _141_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.16    0.41    1.18 ^ _141_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _070_ (net)
                  0.16    0.00    1.18 ^ _091_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.01    0.09    0.08    1.26 v _091_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _028_ (net)
                  0.09    0.00    1.26 v _100_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.23    1.49 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.09    0.00    1.49 v _102_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.40    0.22    1.71 ^ _102_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.40    0.00    1.71 ^ _106_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.16    0.08    1.79 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _002_ (net)
                  0.16    0.00    1.79 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.79   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -1.79   data arrival time
-----------------------------------------------------------------------------
                                  8.07   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1978068351745605

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7849

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2674267590045929

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9162

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_right_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_right_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.58    0.58 ^ shift_right_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.19    0.77 v _076_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.41    1.18 ^ _141_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.08    1.26 v _091_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.23    1.49 v _100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.22    1.71 ^ _102_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.08    1.79 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    1.79 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.79   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.14    9.86   library setup time
           9.86   data required time
---------------------------------------------------------
           9.86   data required time
          -1.79   data arrival time
---------------------------------------------------------
           8.07   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: parallel_out[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.46    0.46 v parallel_out[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.56 ^ _105_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.06    0.63 v _106_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
   0.00    0.63 v parallel_out[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.63   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ parallel_out[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.63   data arrival time
---------------------------------------------------------
           0.59   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.7884

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
8.0682

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
451.140684

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.62e-03   5.51e-04   6.55e-09   2.17e-03  43.9%
Combinational          2.02e-03   7.46e-04   2.00e-08   2.77e-03  56.1%
Clock                  0.00e+00   0.00e+00   5.78e-08   5.78e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.63e-03   1.30e-03   8.44e-08   4.93e-03 100.0%
                          73.7%      26.3%       0.0%
