A simple 5-stage pipelined processor, Harvard (Program and data 
memories are separated).

Design link: https://drive.google.com/file/d/16_hF7f8Vz_rFf5eFzBS4qTfBY75t48IU/view?usp=sharing

Project documentation and processor ISA: https://drive.google.com/file/d/1uvH9U1uIh1T0w_P4uchf_ZRV74kbOeu-/view?usp=sharing
