;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/8/2016 5:26:21 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x04250000  	1061
0x0008	0x03F90000  	1017
0x000C	0x03F90000  	1017
0x0010	0x03F90000  	1017
0x0014	0x03F90000  	1017
0x0018	0x03F90000  	1017
0x001C	0x03F90000  	1017
0x0020	0x03F90000  	1017
0x0024	0x03F90000  	1017
0x0028	0x03F90000  	1017
0x002C	0x03F90000  	1017
0x0030	0x03F90000  	1017
0x0034	0x03F90000  	1017
0x0038	0x03F90000  	1017
0x003C	0x03F90000  	1017
0x0040	0x03F90000  	1017
0x0044	0x03F90000  	1017
0x0048	0x03F90000  	1017
0x004C	0x03F90000  	1017
0x0050	0x03F90000  	1017
0x0054	0x03F90000  	1017
0x0058	0x03F90000  	1017
0x005C	0x03F90000  	1017
0x0060	0x03F90000  	1017
0x0064	0x03F90000  	1017
0x0068	0x03F90000  	1017
0x006C	0x03F90000  	1017
0x0070	0x03F90000  	1017
0x0074	0x03F90000  	1017
0x0078	0x03F90000  	1017
0x007C	0x03F90000  	1017
0x0080	0x03F90000  	1017
0x0084	0x03F90000  	1017
0x0088	0x03F90000  	1017
0x008C	0x03F90000  	1017
0x0090	0x03F90000  	1017
0x0094	0x03F90000  	1017
0x0098	0x03F90000  	1017
0x009C	0x03F90000  	1017
0x00A0	0x03F90000  	1017
0x00A4	0x03F90000  	1017
0x00A8	0x03F90000  	1017
0x00AC	0x03F90000  	1017
0x00B0	0x03F90000  	1017
0x00B4	0x03F90000  	1017
0x00B8	0x03F90000  	1017
0x00BC	0x03F90000  	1017
0x00C0	0x03F90000  	1017
0x00C4	0x03F90000  	1017
0x00C8	0x03F90000  	1017
0x00CC	0x03F90000  	1017
0x00D0	0x03F90000  	1017
0x00D4	0x03F90000  	1017
0x00D8	0x03F90000  	1017
0x00DC	0x03F90000  	1017
0x00E0	0x03F90000  	1017
0x00E4	0x03F90000  	1017
0x00E8	0x03F90000  	1017
0x00EC	0x03F90000  	1017
0x00F0	0x03F90000  	1017
0x00F4	0x03F90000  	1017
0x00F8	0x03F90000  	1017
0x00FC	0x03F90000  	1017
0x0100	0x03F90000  	1017
0x0104	0x03F90000  	1017
0x0108	0x03F90000  	1017
0x010C	0x03F90000  	1017
0x0110	0x03F90000  	1017
0x0114	0x03F90000  	1017
0x0118	0x03F90000  	1017
0x011C	0x03F90000  	1017
0x0120	0x03F90000  	1017
0x0124	0x03F90000  	1017
0x0128	0x03F90000  	1017
0x012C	0x03F90000  	1017
0x0130	0x03F90000  	1017
0x0134	0x03F90000  	1017
0x0138	0x03F90000  	1017
0x013C	0x03F90000  	1017
0x0140	0x03F90000  	1017
0x0144	0x03F90000  	1017
0x0148	0x03F90000  	1017
0x014C	0x03F90000  	1017
0x0150	0x03F90000  	1017
0x0154	0x03F90000  	1017
0x0158	0x03F90000  	1017
0x015C	0x03F90000  	1017
0x0160	0x03F90000  	1017
0x0164	0x03F90000  	1017
0x0168	0x03F90000  	1017
0x016C	0x03F90000  	1017
0x0170	0x03F90000  	1017
0x0174	0x03F90000  	1017
0x0178	0x03F90000  	1017
0x017C	0x03F90000  	1017
0x0180	0x03F90000  	1017
0x0184	0x03F90000  	1017
; end of ____SysVT
_main:
;tnm.c, 92 :: 		void main(void)
0x0424	0xF000F81A  BL	1116
0x0428	0xF7FFFFD0  BL	972
0x042C	0xF000FA36  BL	2204
0x0430	0xF7FFFFE6  BL	1024
0x0434	0xF000F9E4  BL	2048
;tnm.c, 94 :: 		lcd_init2();
0x0438	0xF7FFFFA0  BL	_lcd_init2+0
;tnm.c, 95 :: 		send_string("Manpreet Singh");
0x043C	0x4805    LDR	R0, [PC, #20]
0x043E	0xF7FFFF65  BL	_send_string+0
;tnm.c, 96 :: 		send_command(0xC0);
0x0442	0x20C0    MOVS	R0, #192
0x0444	0xF7FFFED8  BL	_send_command+0
;tnm.c, 97 :: 		send_string("Minhas");
0x0448	0x4803    LDR	R0, [PC, #12]
0x044A	0xF7FFFF5F  BL	_send_string+0
;tnm.c, 98 :: 		while(1){}
L_main8:
0x044E	0xE7FE    B	L_main8
;tnm.c, 99 :: 		}
L_end_main:
L__main_end_loop:
0x0450	0xE7FE    B	L__main_end_loop
0x0452	0xBF00    NOP
0x0454	0x00002000  	?lstr1_tnm+0
0x0458	0x000F2000  	?lstr2_tnm+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0368	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x036A	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x036E	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0372	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0376	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0378	0xB001    ADD	SP, SP, #4
0x037A	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x032C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x032E	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0332	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0336	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x033A	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x033C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0340	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0342	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0344	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0346	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x034A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x034E	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0350	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0354	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0356	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0358	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x035C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0360	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0362	0xB001    ADD	SP, SP, #4
0x0364	0x4770    BX	LR
; end of ___FillZeros
_lcd_init2:
;tnm.c, 72 :: 		void lcd_init2(void)
0x037C	0xB081    SUB	SP, SP, #4
0x037E	0xF8CDE000  STR	LR, [SP, #0]
;tnm.c, 74 :: 		GPIOC_MODER = 0x55555555;
0x0382	0xF04F3155  MOV	R1, #1431655765
0x0386	0x480F    LDR	R0, [PC, #60]
0x0388	0x6001    STR	R1, [R0, #0]
;tnm.c, 75 :: 		GPIOC_ODR = 0x00;
0x038A	0x2100    MOVS	R1, #0
0x038C	0x480E    LDR	R0, [PC, #56]
0x038E	0x6001    STR	R1, [R0, #0]
;tnm.c, 76 :: 		send_command(0x33);
0x0390	0x2033    MOVS	R0, #51
0x0392	0xF7FFFF31  BL	_send_command+0
;tnm.c, 77 :: 		send_command(0x32);
0x0396	0x2032    MOVS	R0, #50
0x0398	0xF7FFFF2E  BL	_send_command+0
;tnm.c, 78 :: 		send_command(0x28); // 4 bit mode
0x039C	0x2028    MOVS	R0, #40
0x039E	0xF7FFFF2B  BL	_send_command+0
;tnm.c, 79 :: 		send_command(0x0E); // clear the screen
0x03A2	0x200E    MOVS	R0, #14
0x03A4	0xF7FFFF28  BL	_send_command+0
;tnm.c, 80 :: 		send_command(0x01); // display on cursor on
0x03A8	0x2001    MOVS	R0, #1
0x03AA	0xF7FFFF25  BL	_send_command+0
;tnm.c, 81 :: 		send_command(0x06); // increment cursor
0x03AE	0x2006    MOVS	R0, #6
0x03B0	0xF7FFFF22  BL	_send_command+0
;tnm.c, 82 :: 		send_command(0x80); // row 1 column 1
0x03B4	0x2080    MOVS	R0, #128
0x03B6	0xF7FFFF1F  BL	_send_command+0
;tnm.c, 83 :: 		}
L_end_lcd_init2:
0x03BA	0xF8DDE000  LDR	LR, [SP, #0]
0x03BE	0xB001    ADD	SP, SP, #4
0x03C0	0x4770    BX	LR
0x03C2	0xBF00    NOP
0x03C4	0x08004002  	GPIOC_MODER+0
0x03C8	0x08144002  	GPIOC_ODR+0
; end of _lcd_init2
_send_command:
;tnm.c, 42 :: 		void send_command(unsigned char cmd)
; cmd start address is: 0 (R0)
0x01F8	0xB081    SUB	SP, SP, #4
0x01FA	0xF8CDE000  STR	LR, [SP, #0]
0x01FE	0xB2C3    UXTB	R3, R0
; cmd end address is: 0 (R0)
; cmd start address is: 12 (R3)
;tnm.c, 44 :: 		WRITE;
0x0200	0x4915    LDR	R1, [PC, #84]
0x0202	0x680A    LDR	R2, [R1, #0]
0x0204	0xF46F7180  MVN	R1, #256
0x0208	0x400A    ANDS	R2, R1
0x020A	0x4913    LDR	R1, [PC, #76]
0x020C	0x600A    STR	R2, [R1, #0]
;tnm.c, 45 :: 		CWR;
0x020E	0x4912    LDR	R1, [PC, #72]
0x0210	0x680A    LDR	R2, [R1, #0]
0x0212	0xF46F7100  MVN	R1, #512
0x0216	0x400A    ANDS	R2, R1
0x0218	0x490F    LDR	R1, [PC, #60]
0x021A	0x600A    STR	R2, [R1, #0]
;tnm.c, 46 :: 		GPIOC_ODR = (GPIOC_ODR & 0xF0)|((cmd >> 4) & 0x0F); // send higher nibble
0x021C	0x490E    LDR	R1, [PC, #56]
0x021E	0x6809    LDR	R1, [R1, #0]
0x0220	0xF00102F0  AND	R2, R1, #240
0x0224	0x0919    LSRS	R1, R3, #4
0x0226	0xB2C9    UXTB	R1, R1
0x0228	0xF001010F  AND	R1, R1, #15
0x022C	0xB2C9    UXTB	R1, R1
0x022E	0x430A    ORRS	R2, R1
0x0230	0x4909    LDR	R1, [PC, #36]
0x0232	0x600A    STR	R2, [R1, #0]
;tnm.c, 47 :: 		data_write(); // give enable trigger
0x0234	0xF7FFFFC6  BL	_data_write+0
;tnm.c, 48 :: 		GPIOC_ODR = (GPIOC_ODR & 0xF0)|(cmd & 0x0F); // send lower nibble
0x0238	0x4907    LDR	R1, [PC, #28]
0x023A	0x6809    LDR	R1, [R1, #0]
0x023C	0xF00102F0  AND	R2, R1, #240
0x0240	0xF003010F  AND	R1, R3, #15
0x0244	0xB2C9    UXTB	R1, R1
; cmd end address is: 12 (R3)
0x0246	0x430A    ORRS	R2, R1
0x0248	0x4903    LDR	R1, [PC, #12]
0x024A	0x600A    STR	R2, [R1, #0]
;tnm.c, 49 :: 		data_write(); // give enable trigger
0x024C	0xF7FFFFBA  BL	_data_write+0
;tnm.c, 51 :: 		}
L_end_send_command:
0x0250	0xF8DDE000  LDR	LR, [SP, #0]
0x0254	0xB001    ADD	SP, SP, #4
0x0256	0x4770    BX	LR
0x0258	0x08144002  	GPIOC_ODR+0
; end of _send_command
_data_write:
;tnm.c, 28 :: 		void data_write(void)
0x01C4	0xB081    SUB	SP, SP, #4
0x01C6	0xF8CDE000  STR	LR, [SP, #0]
;tnm.c, 30 :: 		ENABLE_HIGH;
0x01CA	0x480A    LDR	R0, [PC, #40]
0x01CC	0x6800    LDR	R0, [R0, #0]
0x01CE	0xF4405100  ORR	R1, R0, #8192
0x01D2	0x4808    LDR	R0, [PC, #32]
0x01D4	0x6001    STR	R1, [R0, #0]
;tnm.c, 31 :: 		delay(2);
0x01D6	0x2002    MOVS	R0, #2
0x01D8	0xF7FFFFD6  BL	_delay+0
;tnm.c, 32 :: 		ENABLE_LOW;
0x01DC	0x4805    LDR	R0, [PC, #20]
0x01DE	0x6801    LDR	R1, [R0, #0]
0x01E0	0xF46F5000  MVN	R0, #8192
0x01E4	0x4001    ANDS	R1, R0
0x01E6	0x4803    LDR	R0, [PC, #12]
0x01E8	0x6001    STR	R1, [R0, #0]
;tnm.c, 33 :: 		}
L_end_data_write:
0x01EA	0xF8DDE000  LDR	LR, [SP, #0]
0x01EE	0xB001    ADD	SP, SP, #4
0x01F0	0x4770    BX	LR
0x01F2	0xBF00    NOP
0x01F4	0x08144002  	GPIOC_ODR+0
; end of _data_write
_delay:
;tnm.c, 19 :: 		void delay(unsigned int k)
; k start address is: 0 (R0)
; k end address is: 0 (R0)
; k start address is: 0 (R0)
;tnm.c, 21 :: 		for(j=0;j<=k;j++)
0x0188	0x2200    MOVS	R2, #0
0x018A	0x490C    LDR	R1, [PC, #48]
0x018C	0x800A    STRH	R2, [R1, #0]
; k end address is: 0 (R0)
L_delay0:
; k start address is: 0 (R0)
0x018E	0x490B    LDR	R1, [PC, #44]
0x0190	0x8809    LDRH	R1, [R1, #0]
0x0192	0x4281    CMP	R1, R0
0x0194	0xD810    BHI	L_delay1
;tnm.c, 23 :: 		for(i=0;i<=100;i++);
0x0196	0x2200    MOVS	R2, #0
0x0198	0x4909    LDR	R1, [PC, #36]
0x019A	0x800A    STRH	R2, [R1, #0]
; k end address is: 0 (R0)
L_delay3:
; k start address is: 0 (R0)
0x019C	0x4908    LDR	R1, [PC, #32]
0x019E	0x8809    LDRH	R1, [R1, #0]
0x01A0	0x2964    CMP	R1, #100
0x01A2	0xD804    BHI	L_delay4
0x01A4	0x4A06    LDR	R2, [PC, #24]
0x01A6	0x8811    LDRH	R1, [R2, #0]
0x01A8	0x1C49    ADDS	R1, R1, #1
0x01AA	0x8011    STRH	R1, [R2, #0]
0x01AC	0xE7F6    B	L_delay3
L_delay4:
;tnm.c, 21 :: 		for(j=0;j<=k;j++)
0x01AE	0x4A03    LDR	R2, [PC, #12]
0x01B0	0x8811    LDRH	R1, [R2, #0]
0x01B2	0x1C49    ADDS	R1, R1, #1
0x01B4	0x8011    STRH	R1, [R2, #0]
;tnm.c, 25 :: 		}
; k end address is: 0 (R0)
0x01B6	0xE7EA    B	L_delay0
L_delay1:
;tnm.c, 27 :: 		}
L_end_delay:
0x01B8	0x4770    BX	LR
0x01BA	0xBF00    NOP
0x01BC	0x00162000  	_j+0
0x01C0	0x00442000  	_i+0
; end of _delay
_send_string:
;tnm.c, 63 :: 		void send_string(char *s)
; s start address is: 0 (R0)
0x030C	0xB081    SUB	SP, SP, #4
0x030E	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x0312	0x4604    MOV	R4, R0
; s end address is: 0 (R0)
;tnm.c, 65 :: 		while(*s)
L_send_string6:
; s start address is: 16 (R4)
0x0314	0x7821    LDRB	R1, [R4, #0]
0x0316	0xB129    CBZ	R1, L_send_string7
;tnm.c, 67 :: 		send_data(*s);
0x0318	0x7821    LDRB	R1, [R4, #0]
0x031A	0xB2C8    UXTB	R0, R1
0x031C	0xF7FFFF9E  BL	_send_data+0
;tnm.c, 68 :: 		s++;
0x0320	0x1C64    ADDS	R4, R4, #1
;tnm.c, 69 :: 		}
; s end address is: 16 (R4)
0x0322	0xE7F7    B	L_send_string6
L_send_string7:
;tnm.c, 70 :: 		}
L_end_send_string:
0x0324	0xF8DDE000  LDR	LR, [SP, #0]
0x0328	0xB001    ADD	SP, SP, #4
0x032A	0x4770    BX	LR
; end of _send_string
_send_data:
;tnm.c, 53 :: 		void send_data(unsigned char d)
; d start address is: 0 (R0)
0x025C	0xB081    SUB	SP, SP, #4
0x025E	0xF8CDE000  STR	LR, [SP, #0]
0x0262	0xB2C3    UXTB	R3, R0
; d end address is: 0 (R0)
; d start address is: 12 (R3)
;tnm.c, 55 :: 		WRITE;
0x0264	0x4915    LDR	R1, [PC, #84]
0x0266	0x680A    LDR	R2, [R1, #0]
0x0268	0xF46F7180  MVN	R1, #256
0x026C	0x400A    ANDS	R2, R1
0x026E	0x4913    LDR	R1, [PC, #76]
0x0270	0x600A    STR	R2, [R1, #0]
;tnm.c, 56 :: 		DR;
0x0272	0x4912    LDR	R1, [PC, #72]
0x0274	0x6809    LDR	R1, [R1, #0]
0x0276	0xF4417200  ORR	R2, R1, #512
0x027A	0x4910    LDR	R1, [PC, #64]
0x027C	0x600A    STR	R2, [R1, #0]
;tnm.c, 57 :: 		GPIOC_ODR = (GPIOC_ODR & 0xF0)|((d >> 4) & 0x0F); // send higher nibble
0x027E	0x490F    LDR	R1, [PC, #60]
0x0280	0x6809    LDR	R1, [R1, #0]
0x0282	0xF00102F0  AND	R2, R1, #240
0x0286	0x0919    LSRS	R1, R3, #4
0x0288	0xB2C9    UXTB	R1, R1
0x028A	0xF001010F  AND	R1, R1, #15
0x028E	0xB2C9    UXTB	R1, R1
0x0290	0x430A    ORRS	R2, R1
0x0292	0x490A    LDR	R1, [PC, #40]
0x0294	0x600A    STR	R2, [R1, #0]
;tnm.c, 58 :: 		data_write(); // give enable trigger
0x0296	0xF7FFFF95  BL	_data_write+0
;tnm.c, 59 :: 		GPIOC_ODR = (GPIOC_ODR & 0xF0)|(d & 0x0F); // send lower nibble
0x029A	0x4908    LDR	R1, [PC, #32]
0x029C	0x6809    LDR	R1, [R1, #0]
0x029E	0xF00102F0  AND	R2, R1, #240
0x02A2	0xF003010F  AND	R1, R3, #15
0x02A6	0xB2C9    UXTB	R1, R1
; d end address is: 12 (R3)
0x02A8	0x430A    ORRS	R2, R1
0x02AA	0x4904    LDR	R1, [PC, #16]
0x02AC	0x600A    STR	R2, [R1, #0]
;tnm.c, 60 :: 		data_write(); // give enable trigger
0x02AE	0xF7FFFF89  BL	_data_write+0
;tnm.c, 61 :: 		}
L_end_send_data:
0x02B2	0xF8DDE000  LDR	LR, [SP, #0]
0x02B6	0xB001    ADD	SP, SP, #4
0x02B8	0x4770    BX	LR
0x02BA	0xBF00    NOP
0x02BC	0x08144002  	GPIOC_ODR+0
; end of _send_data
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x045C	0xB082    SUB	SP, SP, #8
0x045E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0462	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0464	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0466	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0468	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x046A	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x046C	0x2803    CMP	R0, #3
0x046E	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x0472	0x4893    LDR	R0, [PC, #588]
0x0474	0x4281    CMP	R1, R0
0x0476	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x0478	0x4892    LDR	R0, [PC, #584]
0x047A	0x6800    LDR	R0, [R0, #0]
0x047C	0xF0400105  ORR	R1, R0, #5
0x0480	0x4890    LDR	R0, [PC, #576]
0x0482	0x6001    STR	R1, [R0, #0]
0x0484	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0486	0x4890    LDR	R0, [PC, #576]
0x0488	0x4281    CMP	R1, R0
0x048A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x048C	0x488D    LDR	R0, [PC, #564]
0x048E	0x6800    LDR	R0, [R0, #0]
0x0490	0xF0400104  ORR	R1, R0, #4
0x0494	0x488B    LDR	R0, [PC, #556]
0x0496	0x6001    STR	R1, [R0, #0]
0x0498	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x049A	0x488C    LDR	R0, [PC, #560]
0x049C	0x4281    CMP	R1, R0
0x049E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x04A0	0x4888    LDR	R0, [PC, #544]
0x04A2	0x6800    LDR	R0, [R0, #0]
0x04A4	0xF0400103  ORR	R1, R0, #3
0x04A8	0x4886    LDR	R0, [PC, #536]
0x04AA	0x6001    STR	R1, [R0, #0]
0x04AC	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04AE	0xF64E2060  MOVW	R0, #60000
0x04B2	0x4281    CMP	R1, R0
0x04B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x04B6	0x4883    LDR	R0, [PC, #524]
0x04B8	0x6800    LDR	R0, [R0, #0]
0x04BA	0xF0400102  ORR	R1, R0, #2
0x04BE	0x4881    LDR	R0, [PC, #516]
0x04C0	0x6001    STR	R1, [R0, #0]
0x04C2	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x04C4	0xF2475030  MOVW	R0, #30000
0x04C8	0x4281    CMP	R1, R0
0x04CA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x04CC	0x487D    LDR	R0, [PC, #500]
0x04CE	0x6800    LDR	R0, [R0, #0]
0x04D0	0xF0400101  ORR	R1, R0, #1
0x04D4	0x487B    LDR	R0, [PC, #492]
0x04D6	0x6001    STR	R1, [R0, #0]
0x04D8	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x04DA	0x487A    LDR	R0, [PC, #488]
0x04DC	0x6801    LDR	R1, [R0, #0]
0x04DE	0xF06F0007  MVN	R0, #7
0x04E2	0x4001    ANDS	R1, R0
0x04E4	0x4877    LDR	R0, [PC, #476]
0x04E6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x04E8	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x04EA	0x2802    CMP	R0, #2
0x04EC	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x04F0	0x4877    LDR	R0, [PC, #476]
0x04F2	0x4281    CMP	R1, R0
0x04F4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x04F6	0x4873    LDR	R0, [PC, #460]
0x04F8	0x6800    LDR	R0, [R0, #0]
0x04FA	0xF0400106  ORR	R1, R0, #6
0x04FE	0x4871    LDR	R0, [PC, #452]
0x0500	0x6001    STR	R1, [R0, #0]
0x0502	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0504	0x4870    LDR	R0, [PC, #448]
0x0506	0x4281    CMP	R1, R0
0x0508	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x050A	0x486E    LDR	R0, [PC, #440]
0x050C	0x6800    LDR	R0, [R0, #0]
0x050E	0xF0400105  ORR	R1, R0, #5
0x0512	0x486C    LDR	R0, [PC, #432]
0x0514	0x6001    STR	R1, [R0, #0]
0x0516	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0518	0x486E    LDR	R0, [PC, #440]
0x051A	0x4281    CMP	R1, R0
0x051C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x051E	0x4869    LDR	R0, [PC, #420]
0x0520	0x6800    LDR	R0, [R0, #0]
0x0522	0xF0400104  ORR	R1, R0, #4
0x0526	0x4867    LDR	R0, [PC, #412]
0x0528	0x6001    STR	R1, [R0, #0]
0x052A	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x052C	0x486A    LDR	R0, [PC, #424]
0x052E	0x4281    CMP	R1, R0
0x0530	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x0532	0x4864    LDR	R0, [PC, #400]
0x0534	0x6800    LDR	R0, [R0, #0]
0x0536	0xF0400103  ORR	R1, R0, #3
0x053A	0x4862    LDR	R0, [PC, #392]
0x053C	0x6001    STR	R1, [R0, #0]
0x053E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0540	0xF64B3080  MOVW	R0, #48000
0x0544	0x4281    CMP	R1, R0
0x0546	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x0548	0x485E    LDR	R0, [PC, #376]
0x054A	0x6800    LDR	R0, [R0, #0]
0x054C	0xF0400102  ORR	R1, R0, #2
0x0550	0x485C    LDR	R0, [PC, #368]
0x0552	0x6001    STR	R1, [R0, #0]
0x0554	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0556	0xF64550C0  MOVW	R0, #24000
0x055A	0x4281    CMP	R1, R0
0x055C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x055E	0x4859    LDR	R0, [PC, #356]
0x0560	0x6800    LDR	R0, [R0, #0]
0x0562	0xF0400101  ORR	R1, R0, #1
0x0566	0x4857    LDR	R0, [PC, #348]
0x0568	0x6001    STR	R1, [R0, #0]
0x056A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x056C	0x4855    LDR	R0, [PC, #340]
0x056E	0x6801    LDR	R1, [R0, #0]
0x0570	0xF06F0007  MVN	R0, #7
0x0574	0x4001    ANDS	R1, R0
0x0576	0x4853    LDR	R0, [PC, #332]
0x0578	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x057A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x057C	0x2801    CMP	R0, #1
0x057E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x0582	0x4851    LDR	R0, [PC, #324]
0x0584	0x4281    CMP	R1, R0
0x0586	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x0588	0x484E    LDR	R0, [PC, #312]
0x058A	0x6800    LDR	R0, [R0, #0]
0x058C	0xF0400107  ORR	R1, R0, #7
0x0590	0x484C    LDR	R0, [PC, #304]
0x0592	0x6001    STR	R1, [R0, #0]
0x0594	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0596	0x4851    LDR	R0, [PC, #324]
0x0598	0x4281    CMP	R1, R0
0x059A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x059C	0x4849    LDR	R0, [PC, #292]
0x059E	0x6800    LDR	R0, [R0, #0]
0x05A0	0xF0400106  ORR	R1, R0, #6
0x05A4	0x4847    LDR	R0, [PC, #284]
0x05A6	0x6001    STR	R1, [R0, #0]
0x05A8	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05AA	0x4848    LDR	R0, [PC, #288]
0x05AC	0x4281    CMP	R1, R0
0x05AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x05B0	0x4844    LDR	R0, [PC, #272]
0x05B2	0x6800    LDR	R0, [R0, #0]
0x05B4	0xF0400105  ORR	R1, R0, #5
0x05B8	0x4842    LDR	R0, [PC, #264]
0x05BA	0x6001    STR	R1, [R0, #0]
0x05BC	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05BE	0x4846    LDR	R0, [PC, #280]
0x05C0	0x4281    CMP	R1, R0
0x05C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x05C4	0x483F    LDR	R0, [PC, #252]
0x05C6	0x6800    LDR	R0, [R0, #0]
0x05C8	0xF0400104  ORR	R1, R0, #4
0x05CC	0x483D    LDR	R0, [PC, #244]
0x05CE	0x6001    STR	R1, [R0, #0]
0x05D0	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05D2	0xF24D20F0  MOVW	R0, #54000
0x05D6	0x4281    CMP	R1, R0
0x05D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x05DA	0x483A    LDR	R0, [PC, #232]
0x05DC	0x6800    LDR	R0, [R0, #0]
0x05DE	0xF0400103  ORR	R1, R0, #3
0x05E2	0x4838    LDR	R0, [PC, #224]
0x05E4	0x6001    STR	R1, [R0, #0]
0x05E6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05E8	0xF64840A0  MOVW	R0, #36000
0x05EC	0x4281    CMP	R1, R0
0x05EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x05F0	0x4834    LDR	R0, [PC, #208]
0x05F2	0x6800    LDR	R0, [R0, #0]
0x05F4	0xF0400102  ORR	R1, R0, #2
0x05F8	0x4832    LDR	R0, [PC, #200]
0x05FA	0x6001    STR	R1, [R0, #0]
0x05FC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x05FE	0xF2446050  MOVW	R0, #18000
0x0602	0x4281    CMP	R1, R0
0x0604	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x0606	0x482F    LDR	R0, [PC, #188]
0x0608	0x6800    LDR	R0, [R0, #0]
0x060A	0xF0400101  ORR	R1, R0, #1
0x060E	0x482D    LDR	R0, [PC, #180]
0x0610	0x6001    STR	R1, [R0, #0]
0x0612	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x0614	0x482B    LDR	R0, [PC, #172]
0x0616	0x6801    LDR	R1, [R0, #0]
0x0618	0xF06F0007  MVN	R0, #7
0x061C	0x4001    ANDS	R1, R0
0x061E	0x4829    LDR	R0, [PC, #164]
0x0620	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x0622	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0624	0x2800    CMP	R0, #0
0x0626	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x062A	0x482D    LDR	R0, [PC, #180]
0x062C	0x4281    CMP	R1, R0
0x062E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x0630	0x4824    LDR	R0, [PC, #144]
0x0632	0x6800    LDR	R0, [R0, #0]
0x0634	0xF0400107  ORR	R1, R0, #7
0x0638	0x4822    LDR	R0, [PC, #136]
0x063A	0x6001    STR	R1, [R0, #0]
0x063C	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x063E	0x4825    LDR	R0, [PC, #148]
0x0640	0x4281    CMP	R1, R0
0x0642	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x0644	0x481F    LDR	R0, [PC, #124]
0x0646	0x6800    LDR	R0, [R0, #0]
0x0648	0xF0400106  ORR	R1, R0, #6
0x064C	0x481D    LDR	R0, [PC, #116]
0x064E	0x6001    STR	R1, [R0, #0]
0x0650	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0652	0x4824    LDR	R0, [PC, #144]
0x0654	0x4281    CMP	R1, R0
0x0656	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x0658	0x481A    LDR	R0, [PC, #104]
0x065A	0x6800    LDR	R0, [R0, #0]
0x065C	0xF0400105  ORR	R1, R0, #5
0x0660	0x4818    LDR	R0, [PC, #96]
0x0662	0x6001    STR	R1, [R0, #0]
0x0664	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0666	0xF5B14F7A  CMP	R1, #64000
0x066A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x066C	0x4815    LDR	R0, [PC, #84]
0x066E	0x6800    LDR	R0, [R0, #0]
0x0670	0xF0400104  ORR	R1, R0, #4
0x0674	0x4813    LDR	R0, [PC, #76]
0x0676	0x6001    STR	R1, [R0, #0]
0x0678	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x067A	0xF64B3080  MOVW	R0, #48000
0x067E	0x4281    CMP	R1, R0
0x0680	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x0682	0x4810    LDR	R0, [PC, #64]
0x0684	0x6800    LDR	R0, [R0, #0]
0x0686	0xF0400103  ORR	R1, R0, #3
0x068A	0x480E    LDR	R0, [PC, #56]
0x068C	0x6001    STR	R1, [R0, #0]
0x068E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0690	0xF5B14FFA  CMP	R1, #32000
0x0694	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x0696	0x480B    LDR	R0, [PC, #44]
0x0698	0x6800    LDR	R0, [R0, #0]
0x069A	0xF0400102  ORR	R1, R0, #2
0x069E	0x4809    LDR	R0, [PC, #36]
0x06A0	0x6001    STR	R1, [R0, #0]
0x06A2	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x06A4	0xF5B15F7A  CMP	R1, #16000
0x06A8	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x06AA	0xE01D    B	#58
0x06AC	0x00810000  	#129
0x06B0	0x00100400  	#67108880
0x06B4	0x00000000  	#0
0x06B8	0x00030000  	#3
0x06BC	0x3E800000  	#16000
0x06C0	0x49F00002  	#150000
0x06C4	0x3C004002  	FLASH_ACR+0
0x06C8	0xD4C00001  	#120000
0x06CC	0x5F900001  	#90000
0x06D0	0x32800002  	#144000
0x06D4	0x77000001  	#96000
0x06D8	0x19400001  	#72000
0x06DC	0xA5E00001  	#108000
0x06E0	0xB5800001  	#112000
0x06E4	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x06E8	0x482D    LDR	R0, [PC, #180]
0x06EA	0x6800    LDR	R0, [R0, #0]
0x06EC	0xF0400101  ORR	R1, R0, #1
0x06F0	0x482B    LDR	R0, [PC, #172]
0x06F2	0x6001    STR	R1, [R0, #0]
0x06F4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x06F6	0x482A    LDR	R0, [PC, #168]
0x06F8	0x6801    LDR	R1, [R0, #0]
0x06FA	0xF06F0007  MVN	R0, #7
0x06FE	0x4001    ANDS	R1, R0
0x0700	0x4827    LDR	R0, [PC, #156]
0x0702	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x0704	0x2101    MOVS	R1, #1
0x0706	0xB249    SXTB	R1, R1
0x0708	0x4826    LDR	R0, [PC, #152]
0x070A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x070C	0x4826    LDR	R0, [PC, #152]
0x070E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x0710	0xF7FFFDD6  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x0714	0x4825    LDR	R0, [PC, #148]
0x0716	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x0718	0x4825    LDR	R0, [PC, #148]
0x071A	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x071C	0x4825    LDR	R0, [PC, #148]
0x071E	0xEA020100  AND	R1, R2, R0, LSL #0
0x0722	0x4825    LDR	R0, [PC, #148]
0x0724	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x0726	0xF0020001  AND	R0, R2, #1
0x072A	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x072C	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x072E	0x4822    LDR	R0, [PC, #136]
0x0730	0x6800    LDR	R0, [R0, #0]
0x0732	0xF0000002  AND	R0, R0, #2
0x0736	0x2800    CMP	R0, #0
0x0738	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x073A	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x073C	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x073E	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0740	0xF4023080  AND	R0, R2, #65536
0x0744	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0746	0x481C    LDR	R0, [PC, #112]
0x0748	0x6800    LDR	R0, [R0, #0]
0x074A	0xF4003000  AND	R0, R0, #131072
0x074E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x0750	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x0752	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0754	0x460A    MOV	R2, R1
0x0756	0x9901    LDR	R1, [SP, #4]
0x0758	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x075A	0x9101    STR	R1, [SP, #4]
0x075C	0x4611    MOV	R1, R2
0x075E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0760	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0764	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x0766	0x4814    LDR	R0, [PC, #80]
0x0768	0x6800    LDR	R0, [R0, #0]
0x076A	0xF0407180  ORR	R1, R0, #16777216
0x076E	0x4812    LDR	R0, [PC, #72]
0x0770	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0772	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x0774	0x4810    LDR	R0, [PC, #64]
0x0776	0x6800    LDR	R0, [R0, #0]
0x0778	0xF0007000  AND	R0, R0, #33554432
0x077C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x077E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x0780	0x460A    MOV	R2, R1
0x0782	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x0784	0x480A    LDR	R0, [PC, #40]
0x0786	0x6800    LDR	R0, [R0, #0]
0x0788	0xF000010C  AND	R1, R0, #12
0x078C	0x0090    LSLS	R0, R2, #2
0x078E	0xF000000C  AND	R0, R0, #12
0x0792	0x4281    CMP	R1, R0
0x0794	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0796	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x0798	0xF8DDE000  LDR	LR, [SP, #0]
0x079C	0xB002    ADD	SP, SP, #8
0x079E	0x4770    BX	LR
0x07A0	0x3C004002  	FLASH_ACR+0
0x07A4	0x80204247  	FLASH_ACR+0
0x07A8	0x80244247  	FLASH_ACR+0
0x07AC	0x38044002  	RCC_PLLCFGR+0
0x07B0	0x38084002  	RCC_CFGR+0
0x07B4	0xFFFF000F  	#1048575
0x07B8	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x02C0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x02C2	0x480D    LDR	R0, [PC, #52]
0x02C4	0x6800    LDR	R0, [R0, #0]
0x02C6	0xF0400101  ORR	R1, R0, #1
0x02CA	0x480B    LDR	R0, [PC, #44]
0x02CC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x02CE	0x2100    MOVS	R1, #0
0x02D0	0x480A    LDR	R0, [PC, #40]
0x02D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x02D4	0x4808    LDR	R0, [PC, #32]
0x02D6	0x6801    LDR	R1, [R0, #0]
0x02D8	0x4809    LDR	R0, [PC, #36]
0x02DA	0x4001    ANDS	R1, R0
0x02DC	0x4806    LDR	R0, [PC, #24]
0x02DE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x02E0	0x4908    LDR	R1, [PC, #32]
0x02E2	0x4809    LDR	R0, [PC, #36]
0x02E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x02E6	0x4804    LDR	R0, [PC, #16]
0x02E8	0x6801    LDR	R1, [R0, #0]
0x02EA	0xF46F2080  MVN	R0, #262144
0x02EE	0x4001    ANDS	R1, R0
0x02F0	0x4801    LDR	R0, [PC, #4]
0x02F2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x02F4	0xB001    ADD	SP, SP, #4
0x02F6	0x4770    BX	LR
0x02F8	0x38004002  	RCC_CR+0
0x02FC	0x38084002  	RCC_CFGR+0
0x0300	0xFFFFFEF6  	#-17367041
0x0304	0x30102400  	#603992080
0x0308	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x0400	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x0402	0x4904    LDR	R1, [PC, #16]
0x0404	0x4804    LDR	R0, [PC, #16]
0x0406	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x0408	0x4904    LDR	R1, [PC, #16]
0x040A	0x4805    LDR	R0, [PC, #20]
0x040C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x040E	0xB001    ADD	SP, SP, #4
0x0410	0x4770    BX	LR
0x0412	0xBF00    NOP
0x0414	0x3E800000  	#16000
0x0418	0x00482000  	___System_CLOCK_IN_KHZ+0
0x041C	0x00030000  	#3
0x0420	0x004C2000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x03F8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x03FA	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x03FC	0xB001    ADD	SP, SP, #4
0x03FE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x03CC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x03CE	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x03D2	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x03D6	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x03D8	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x03DC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x03DE	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x03E0	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x03E2	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x03E4	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x03E6	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x03EA	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x03EE	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x03F2	0xB001    ADD	SP, SP, #4
0x03F4	0x4770    BX	LR
; end of ___EnableFPU
0x0800	0xB500    PUSH	(R14)
0x0802	0xF8DFB024  LDR	R11, [PC, #36]
0x0806	0xF8DFA024  LDR	R10, [PC, #36]
0x080A	0xF8DFC024  LDR	R12, [PC, #36]
0x080E	0xF7FFFDAB  BL	872
0x0812	0xF8DFB020  LDR	R11, [PC, #32]
0x0816	0xF8DFA020  LDR	R10, [PC, #32]
0x081A	0xF8DFC020  LDR	R12, [PC, #32]
0x081E	0xF7FFFDA3  BL	872
0x0822	0xBD00    POP	(R15)
0x0824	0x4770    BX	LR
0x0826	0xBF00    NOP
0x0828	0x00002000  	#536870912
0x082C	0x00162000  	#536870934
0x0830	0x07E80000  	#2024
0x0834	0x00182000  	#536870936
0x0838	0x00442000  	#536870980
0x083C	0x07BC0000  	#1980
0x089C	0xB500    PUSH	(R14)
0x089E	0xF8DFB010  LDR	R11, [PC, #16]
0x08A2	0xF8DFA010  LDR	R10, [PC, #16]
0x08A6	0xF7FFFD41  BL	812
0x08AA	0xBD00    POP	(R15)
0x08AC	0x4770    BX	LR
0x08AE	0xBF00    NOP
0x08B0	0x00002000  	#536870912
0x08B4	0x00502000  	#536870992
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x07BC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x07C0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x07C4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x07C8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x07CC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x07D0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x07D4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x07D8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x07DC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x07E0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x07E4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;,0 :: _initBlock_1 [22]
; Containing: ?ICS?lstr1_tnm [15]
;             ?ICS?lstr2_tnm [7]
0x07E8	0x706E614D ;_initBlock_1+0 : ?ICS?lstr1_tnm at 0x07E8
0x07EC	0x74656572 ;_initBlock_1+4
0x07F0	0x6E695320 ;_initBlock_1+8
0x07F4	0x4D006867 ;_initBlock_1+12 : ?ICS?lstr2_tnm at 0x07F7
0x07F8	0x61686E69 ;_initBlock_1+16
0x07FC	0x0073 ;_initBlock_1+20
; end of _initBlock_1
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [60]    _delay
0x01C4      [52]    _data_write
0x01F8     [100]    _send_command
0x025C     [100]    _send_data
0x02C0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x030C      [32]    _send_string
0x032C      [58]    ___FillZeros
0x0368      [20]    ___CC2DW
0x037C      [80]    _lcd_init2
0x03CC      [42]    ___EnableFPU
0x03F8       [8]    ___GenExcept
0x0400      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0424      [56]    _main
0x045C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_Q31_Ftoi_f
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000      [15]    ?lstr1_tnm
0x2000000F       [7]    ?lstr2_tnm
0x20000016       [2]    _j
0x20000018      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x20000044       [2]    _i
0x20000048       [4]    ___System_CLOCK_IN_KHZ
0x2000004C       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x07BC      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x07E8      [15]    ?ICS?lstr1_tnm
0x07F7       [7]    ?ICS?lstr2_tnm
