Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'LEDR_N' to bel 'X13/Y6/io1'
Info: constrained 'LEDG_N' to bel 'X13/Y7/io0'
Info: constrained 'o_LED_3' to bel 'X13/Y7/io1'
Info: constrained 'o_LED_4' to bel 'X13/Y8/io0'
Info: constrained 'BTN_N' to bel 'X13/Y4/io1'
Warning: unmatched constraint 'i_Switch_2' (on line 26)
Warning: unmatched constraint 'i_Switch_3' (on line 27)
Warning: unmatched constraint 'i_Switch_4' (on line 28)
Info: constrained 'o_Segment1_A' to bel 'X0/Y13/io1'
Info: constrained 'o_Segment1_B' to bel 'X0/Y13/io0'
Info: constrained 'o_Segment1_C' to bel 'X5/Y17/io1'
Info: constrained 'o_Segment1_D' to bel 'X6/Y17/io0'
Info: constrained 'o_Segment1_E' to bel 'X6/Y17/io1'
Info: constrained 'o_Segment1_F' to bel 'X0/Y14/io1'
Info: constrained 'o_Segment1_G' to bel 'X0/Y14/io0'
Info: constrained 'o_Segment2_A' to bel 'X1/Y17/io1'
Info: constrained 'o_Segment2_B' to bel 'X2/Y17/io1'
Info: constrained 'o_Segment2_C' to bel 'X3/Y17/io1'
Info: constrained 'o_Segment2_D' to bel 'X4/Y17/io1'
Info: constrained 'o_Segment2_E' to bel 'X5/Y17/io0'
Info: constrained 'o_Segment2_F' to bel 'X0/Y12/io0'
Info: constrained 'o_Segment2_G' to bel 'X4/Y17/io0'
Warning: unmatched constraint 'i_UART_RX' (on line 48)
Warning: unmatched constraint 'o_UART_TX' (on line 49)
Warning: unmatched constraint 'o_VGA_HSync' (on line 52)
Warning: unmatched constraint 'o_VGA_VSync' (on line 53)
Warning: unmatched constraint 'o_VGA_Red_0' (on line 54)
Warning: unmatched constraint 'o_VGA_Red_1' (on line 55)
Warning: unmatched constraint 'o_VGA_Red_2' (on line 56)
Warning: unmatched constraint 'o_VGA_Grn_0' (on line 57)
Warning: unmatched constraint 'o_VGA_Grn_1' (on line 58)
Warning: unmatched constraint 'o_VGA_Grn_2' (on line 59)
Warning: unmatched constraint 'o_VGA_Blu_0' (on line 60)
Warning: unmatched constraint 'o_VGA_Blu_1' (on line 61)
Warning: unmatched constraint 'o_VGA_Blu_2' (on line 62)
Warning: unmatched constraint 'io_PMOD_1' (on line 65)
Warning: unmatched constraint 'io_PMOD_2' (on line 66)
Warning: unmatched constraint 'io_PMOD_3' (on line 67)
Warning: unmatched constraint 'io_PMOD_4' (on line 68)
Warning: unmatched constraint 'io_PMOD_7' (on line 69)
Warning: unmatched constraint 'io_PMOD_8' (on line 70)
Warning: unmatched constraint 'io_PMOD_9' (on line 71)
Warning: unmatched constraint 'io_PMOD_10' (on line 72)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      123 LCs used as LUT4 only
Info:       57 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       64 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 123)
Info: promoting clk_en_SB_LUT4_I2_O[1] [reset] (fanout 78)
Info: promoting clk_en_SB_LUT4_I2_O[2] [cen] (fanout 17)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x318e63ab

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd2ee1cc1

Info: Device utilisation:
Info: 	         ICESTORM_LC:   254/ 1280    19%
Info: 	        ICESTORM_RAM:     1/   16     6%
Info: 	               SB_IO:    20/  112    17%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 20 cells based on constraints.
Info: Creating initial analytic placement for 219 cells, random placement wirelen = 3422.
Info:     at initial placer iter 0, wirelen = 148
Info:     at initial placer iter 1, wirelen = 140
Info:     at initial placer iter 2, wirelen = 147
Info:     at initial placer iter 3, wirelen = 139
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 144, spread = 846, legal = 891; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 156, spread = 948, legal = 1047; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 153, spread = 912, legal = 996; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 195, spread = 830, legal = 902; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 204, spread = 889, legal = 975; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 221, spread = 801, legal = 1055; time = 0.00s
Info: HeAP Placer Time: 0.03s
Info:   of which solving equations: 0.02s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 98, wirelen = 891
Info:   at iteration #5: temp = 0.000000, timing cost = 87, wirelen = 710
Info:   at iteration #10: temp = 0.000000, timing cost = 79, wirelen = 683
Info:   at iteration #15: temp = 0.000000, timing cost = 72, wirelen = 657
Info:   at iteration #17: temp = 0.000000, timing cost = 75, wirelen = 651 
Info: SA placement time 0.05s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 66.98 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 1.88 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 4.93 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 34201,  36597) |****************************+
Info: [ 36597,  38993) |**********************************+
Info: [ 38993,  41389) |***************+
Info: [ 41389,  43785) | 
Info: [ 43785,  46181) | 
Info: [ 46181,  48577) | 
Info: [ 48577,  50973) | 
Info: [ 50973,  53369) | 
Info: [ 53369,  55765) | 
Info: [ 55765,  58161) | 
Info: [ 58161,  60557) | 
Info: [ 60557,  62953) | 
Info: [ 62953,  65349) | 
Info: [ 65349,  67745) | 
Info: [ 67745,  70141) | 
Info: [ 70141,  72537) | 
Info: [ 72537,  74933) | 
Info: [ 74933,  77329) |*********************+
Info: [ 77329,  79725) |******************************************************+
Info: [ 79725,  82121) |************************************************************ 
Info: Checksum: 0xb3723593
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 764 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      227        740 |  227   740 |        32|       0.10       0.10|
Info:       1031 |      227        772 |    0    32 |         0|       0.00       0.10|
Info: Routing complete.
Info: Router1 time 0.10s
Info: Checksum: 0x64913640

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (negedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source main.core.jz_SB_DFFNESR_Q_D_SB_LUT4_O_LC.O
Info:  1.3  1.8    Net main.core.jz budget 7.912000 ns (6,12) -> (2,11)
Info:                Sink main.core.jz_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  cpusys_goboard.sv:91.10-98.2
Info:                  ../rtl/cpu_core.sv:66.13-66.15
Info:                  ../rtl/cpu_main.sv:49.10-60.2
Info:  0.3  2.1  Source main.core.jz_SB_LUT4_I3_LC.O
Info:  1.3  3.4    Net main.core.jz_SB_LUT4_I3_O[2] budget 7.911000 ns (2,11) -> (5,14)
Info:                Sink main.core.jz_SB_LUT4_I3_O_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  3.8  Source main.core.jz_SB_LUT4_I3_O_SB_LUT4_I2_LC.O
Info:  0.6  4.4    Net main.core.j_SB_LUT4_I3_I2[2] budget 7.911000 ns (5,14) -> (4,14)
Info:                Sink main.core.j_SB_LUT4_I3_LC.I2
Info:                Defined in:
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  4.7  Source main.core.j_SB_LUT4_I3_LC.O
Info:  1.3  6.0    Net main.core.j_SB_LUT4_I3_O[0] budget 7.911000 ns (4,14) -> (6,15)
Info:                Sink main.core.pc_SB_DFFESR_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  6.4  Source main.core.pc_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  1.8  8.3    Net main.core.pc_SB_DFFESR_Q_E budget 7.911000 ns (6,15) -> (5,15)
Info:                Sink main.core.pc_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1  8.4  Setup main.core.pc_SB_DFFESR_Q_D_SB_LUT4_O_LC.CEN
Info: 2.1 ns logic, 6.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source BTN_N$sb_io.D_IN_0
Info:  1.3  1.3    Net BTN_N$SB_IO_IN budget 82.998001 ns (13,4) -> (8,7)
Info:                Sink BTN_N_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  cpusys_goboard.sv:23.25-23.30
Info:  0.3  1.6  Setup BTN_N_SB_LUT4_I3_LC.I3
Info: 0.3 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source slow_clk_SB_DFFSR_Q_D_SB_LUT4_O_5_LC.O
Info:  0.6  1.1    Net slow_clk[4] budget 20.413000 ns (4,6) -> (5,6)
Info:                Sink LEDR_N_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I0
Info:                Defined in:
Info:                  cpusys_goboard.sv:63.21-63.29
Info:  0.4  1.6  Source LEDR_N_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  0.6  2.2    Net LEDR_N_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 20.413000 ns (5,6) -> (5,6)
Info:                Sink LEDR_N_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.4  2.5  Source LEDR_N_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  0.6  3.1    Net LEDR_N_SB_LUT4_O_I3[1] budget 20.413000 ns (5,6) -> (6,6)
Info:                Sink LEDR_N_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/nick/.bin/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  3.4  Source LEDR_N_SB_LUT4_O_LC.O
Info:  1.2  4.7    Net LEDR_N$SB_IO_OUT budget 20.413000 ns (6,6) -> (13,6)
Info:                Sink LEDR_N$sb_io.D_OUT_0
Info:                Defined in:
Info:                  cpusys_goboard.sv:24.25-24.31
Info: 1.7 ns logic, 3.0 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 59.84 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 1.61 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 4.66 ns

Info: Slack histogram:
Info:  legend: * represents 3 endpoint(s)
Info:          + represents [1,3) endpoint(s)
Info: [ 33311,  35751) |***************+
Info: [ 35751,  38191) |*************************+
Info: [ 38191,  40631) |**************+
Info: [ 40631,  43071) | 
Info: [ 43071,  45511) | 
Info: [ 45511,  47951) | 
Info: [ 47951,  50391) | 
Info: [ 50391,  52831) | 
Info: [ 52831,  55271) | 
Info: [ 55271,  57711) | 
Info: [ 57711,  60151) | 
Info: [ 60151,  62591) | 
Info: [ 62591,  65031) | 
Info: [ 65031,  67471) | 
Info: [ 67471,  69911) | 
Info: [ 69911,  72351) | 
Info: [ 72351,  74791) | 
Info: [ 74791,  77231) |****************+
Info: [ 77231,  79671) |********************+
Info: [ 79671,  82111) |************************************************************ 
24 warnings, 0 errors

Info: Program finished normally.
