<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_irreg</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_STAP_RTL_LIB.stap_irreg" >STAP_RTL_LIB.stap_irreg</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod32.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod32.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk003/users/TAP_CRON/svbandan/10_07_2016/dteg-stap/target/stap/ICL/aceroot/source/rtl/stap/stap_irreg.sv" >/nfs/iind/disks/dteg_disk003/users/TAP_CRON/svbandan/10_07_2016/dteg-stap/target/stap/ICL/aceroot/source/rtl/stap/stap_irreg.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod32.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod32.html#Assert" >100.00</a></td>
<td><a href="mod32.html#inst_tag_73" >top.stap_top_inst.i_stap_irreg</a></td>
</tr></table></div>
<br clear=all>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a href="mod32.html" >\STAP_RTL_LIB.stap_irreg </a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s10"><td class="lf">TOTAL<td><td>17<td>17<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>117<td>8<td>8<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>152<td>6<td>6<td>100.00
<tr class="s10"><td class="lf">ALWAYS<td>168<td>3<td>3<td>100.00
</table>
<pre class="code"><br clear=all>
116                        begin
117        1/1                if (!powergood_rst_trst_b)
118                           begin
119        1/1                   shift_reg &lt;= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
120                           end
121        1/1                else if (stap_fsm_tlrs)
122                           begin
123        1/1                   shift_reg &lt;= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
124                           end
125        1/1                else if (stap_fsm_capture_ir)
126                           begin
127        1/1                   shift_reg &lt;= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
128                           end
129        1/1                else if (stap_fsm_shift_ir)
130                           begin
131        1/1                   shift_reg &lt;= {ftap_tdi, shift_reg[(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - 1):1]};
132                           end
                        MISSING_ELSE
133                        end
134                     
135                        // *********************************************************************
136                        // shift_reg data going to bscan
137                        // *********************************************************************
138                        assign stap_irreg_shift_reg = shift_reg;
139                     
140                        // *********************************************************************
141                        // shift_reg data going to TDOmux FUB
142                        // *********************************************************************
143                        assign stap_irreg_serial_out = shift_reg[0];
144                     
145                        // *********************************************************************
146                        // parallel register implementation
147                        // Reset part: resetting the parallel register to all1 value - which
148                        // means bypass instruction will be selected
149                        // *********************************************************************
150                        always_ff @(negedge ftap_tck or negedge powergood_rst_trst_b)
151                        begin
152        1/1                if (!powergood_rst_trst_b)
153                           begin
154        1/1                   stap_irreg_ireg &lt;= IRREG_STAP_ADDRESS_OF_SLVIDCODE;
155                           end
156        1/1                else if (stap_fsm_tlrs)
157                           begin
158        1/1                   stap_irreg_ireg &lt;= IRREG_STAP_ADDRESS_OF_SLVIDCODE;
159                           end
160        1/1                else if (stap_fsm_update_ir)
161                           begin
162        1/1                   stap_irreg_ireg &lt;= shift_reg;
163                           end
                        MISSING_ELSE
164                        end
165                     
166                        always_comb
167                        begin
168        1/1               if (stap_fsm_update_ir)
169        1/1                stap_irreg_ireg_nxt = shift_reg ;
170                          else
171        1/1                stap_irreg_ireg_nxt = stap_irreg_ireg;
</pre>
<br clear=all>
Go to <a href="mod32.html" >top</a>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod32.html" >\STAP_RTL_LIB.stap_irreg </a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">144</td>
<td class="rt">144</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">112</td>
<td class="rt">112</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">56</td>
<td class="rt">56</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Port Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th><th nowrap width=80>Direction</th></tr><tr>
<td>stap_fsm_tlrs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_ir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_ir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_ir</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>powergood_rst_trst_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irreg_ireg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_irreg_ireg_nxt[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_irreg_serial_out</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stap_irreg_shift_reg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left>
<caption><b>Signal Details</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Toggle</th><th nowrap width=80>Toggle 1->0</th><th nowrap width=80>Toggle 0->1</th></tr><tr>
<td>shift_reg[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod32.html" >top</a>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod32.html" >\STAP_RTL_LIB.stap_irreg </a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">152</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
118              begin
119                 shift_reg <= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
           <font color = "green">         ==></font>
120              end
121              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
122              begin
123                 shift_reg <= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
           <font color = "green">         ==></font>
124              end
125              else if (stap_fsm_capture_ir)
                      <font color = "green">-3-</font>  
126              begin
127                 shift_reg <= {{(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - TWO){LOW}}, TWO_LSB_BITS_OF_IR};
           <font color = "green">         ==></font>
128              end
129              else if (stap_fsm_shift_ir)
                      <font color = "green">-4-</font>               
130              begin
131                 shift_reg <= {ftap_tdi, shift_reg[(IRREG_STAP_SIZE_OF_EACH_INSTRUCTION - 1):1]};
           <font color = "green">         ==></font>
132              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
152              if (!powergood_rst_trst_b)
                 <font color = "green">-1-</font>  
153              begin
154                 stap_irreg_ireg <= IRREG_STAP_ADDRESS_OF_SLVIDCODE;
           <font color = "green">         ==></font>
155              end
156              else if (stap_fsm_tlrs)
                      <font color = "green">-2-</font>  
157              begin
158                 stap_irreg_ireg <= IRREG_STAP_ADDRESS_OF_SLVIDCODE;
           <font color = "green">         ==></font>
159              end
160              else if (stap_fsm_update_ir)
                      <font color = "green">-3-</font>  
161              begin
162                 stap_irreg_ireg <= shift_reg;
           <font color = "green">         ==></font>
163              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168             if (stap_fsm_update_ir)
                <font color = "green">-1-</font>  
169              stap_irreg_ireg_nxt = shift_reg ;
           <font color = "green">      ==></font>
170             else
171              stap_irreg_ireg_nxt = stap_irreg_ireg;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod32.html" >top</a>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod32.html" >\STAP_RTL_LIB.stap_irreg </a><br clear=all>
<table align=left>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl">Assertions</td>
<td class="wht cl rt">3</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl">Cover properties</td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl">Cover sequences</td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">3</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">3</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left>
<tr>
<th nowrap width=80>Name</th><th nowrap width=80>Attempts</th><th nowrap width=80>Real Successes</th><th nowrap width=80>Failures</th><th nowrap width=80>Incomplete</th></tr><tr>
<td class="wht cl">chk_stap_ir_equals_slvidcode_01</td>
<td class="s9 cl rt">59840</td>
<td class="s9 cl rt">5266</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">8</td>
</tr><tr>
<td class="wht cl">chk_stap_irreg_change_when_update_ir_0</td>
<td class="s9 cl rt">59840</td>
<td class="s9 cl rt">826</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl">chk_stap_shift_ir_reg_equals_01_during_tlrs_0</td>
<td class="s9 cl rt">59840</td>
<td class="s9 cl rt">6219</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">8</td>
</tr></table><br clear=all>
<br clear=all>
Go to <a href="mod32.html" >top</a>
<hr>
<a name="inst_tag_73"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_73" >top.stap_top_inst.i_stap_irreg</a></span>
<br clear=all>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod32.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod32.html#Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod32.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Module : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod32.html" >STAP_RTL_LIB.stap_irreg</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod10.html#inst_tag_41" >stap_top_inst<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<br clear=all>
<span class=inst>no children</span>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
