// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/30/2023 21:00:38"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_2 (
	clk_50MHz,
	clear,
	left_button,
	right_button,
	hazard_button,
	clk_25MHz,
	h_sync,
	v_sync,
	sync_n,
	blank_n,
	red_out,
	green_out,
	blue_out);
input 	clk_50MHz;
input 	clear;
input 	left_button;
input 	right_button;
input 	hazard_button;
output 	clk_25MHz;
output 	h_sync;
output 	v_sync;
output 	sync_n;
output 	blank_n;
output 	[7:0] red_out;
output 	[7:0] green_out;
output 	[7:0] blue_out;

// Design Ports Information
// clk_25MHz	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_n	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_n	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red_out[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green_out[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue_out[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50MHz	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hazard_button	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// left_button	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// right_button	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_50MHz~input_o ;
wire \clk_50MHz~inputCLKENA0_outclk ;
wire \controller|clk_25MHz~0_combout ;
wire \clear~input_o ;
wire \controller|clk_25MHz~q ;
wire \controller|Add1~13_sumout ;
wire \controller|Equal0~0_combout ;
wire \controller|Add1~34 ;
wire \controller|Add1~29_sumout ;
wire \controller|Equal0~1_combout ;
wire \controller|Equal0~2_combout ;
wire \controller|Add1~14 ;
wire \controller|Add1~25_sumout ;
wire \controller|Add1~26 ;
wire \controller|Add1~21_sumout ;
wire \controller|Add1~22 ;
wire \controller|Add1~17_sumout ;
wire \controller|Add1~18 ;
wire \controller|Add1~9_sumout ;
wire \controller|Add1~10 ;
wire \controller|Add1~5_sumout ;
wire \controller|Add1~6 ;
wire \controller|Add1~1_sumout ;
wire \controller|Add1~2 ;
wire \controller|Add1~37_sumout ;
wire \controller|Add1~38 ;
wire \controller|Add1~33_sumout ;
wire \controller|Equal2~0_combout ;
wire \controller|Equal3~0_combout ;
wire \controller|Equal3~1_combout ;
wire \controller|Equal4~0_combout ;
wire \controller|h_sync~0_combout ;
wire \controller|h_sync~combout ;
wire \controller|Add0~37_sumout ;
wire \controller|Equal1~0_combout ;
wire \controller|Equal1~1_combout ;
wire \controller|v_count[9]~0_combout ;
wire \controller|Add0~38 ;
wire \controller|Add0~5_sumout ;
wire \controller|Add0~6 ;
wire \controller|Add0~1_sumout ;
wire \controller|Add0~2 ;
wire \controller|Add0~9_sumout ;
wire \controller|Add0~10 ;
wire \controller|Add0~29_sumout ;
wire \controller|Add0~30 ;
wire \controller|Add0~25_sumout ;
wire \controller|Add0~26 ;
wire \controller|Add0~13_sumout ;
wire \controller|Add0~14 ;
wire \controller|Add0~21_sumout ;
wire \controller|Add0~22 ;
wire \controller|Add0~17_sumout ;
wire \controller|Add0~18 ;
wire \controller|Add0~33_sumout ;
wire \controller|Equal6~0_combout ;
wire \controller|Equal7~0_combout ;
wire \controller|v_sync~0_combout ;
wire \controller|Equal8~0_combout ;
wire \controller|v_sync~combout ;
wire \controller|Equal7~1_combout ;
wire \controller|v_bright~combout ;
wire \controller|Equal3~2_combout ;
wire \controller|h_bright~combout ;
wire \controller|bright~combout ;
wire \bits|LessThan6~0_combout ;
wire \bits|LessThan7~0_combout ;
wire \bits|always0~9_combout ;
wire \tb|Add0~81_sumout ;
wire \tb|Add0~82 ;
wire \tb|Add0~77_sumout ;
wire \tb|Add0~78 ;
wire \tb|Add0~74 ;
wire \tb|Add0~69_sumout ;
wire \tb|Add0~70 ;
wire \tb|Add0~65_sumout ;
wire \tb|Add0~66 ;
wire \tb|Add0~61_sumout ;
wire \tb|Add0~62 ;
wire \tb|Add0~53_sumout ;
wire \tb|Add0~54 ;
wire \tb|Add0~85_sumout ;
wire \tb|Add0~86 ;
wire \tb|Add0~1_sumout ;
wire \tb|Add0~2 ;
wire \tb|Add0~25_sumout ;
wire \tb|Add0~26 ;
wire \tb|Add0~21_sumout ;
wire \tb|Add0~22 ;
wire \tb|Add0~17_sumout ;
wire \tb|Add0~18 ;
wire \tb|Add0~13_sumout ;
wire \tb|counter[12]~DUPLICATE_q ;
wire \tb|Add0~14 ;
wire \tb|Add0~9_sumout ;
wire \tb|counter[13]~DUPLICATE_q ;
wire \tb|Add0~10 ;
wire \tb|Add0~5_sumout ;
wire \tb|Add0~6 ;
wire \tb|Add0~49_sumout ;
wire \tb|Add0~50 ;
wire \tb|Add0~45_sumout ;
wire \tb|Add0~46 ;
wire \tb|Add0~41_sumout ;
wire \tb|Add0~42 ;
wire \tb|Add0~37_sumout ;
wire \tb|counter[18]~DUPLICATE_q ;
wire \tb|Add0~38 ;
wire \tb|Add0~33_sumout ;
wire \tb|Add0~34 ;
wire \tb|Add0~57_sumout ;
wire \tb|Add0~58 ;
wire \tb|Add0~29_sumout ;
wire \tb|Equal0~1_combout ;
wire \tb|Add0~30 ;
wire \tb|Add0~97_sumout ;
wire \tb|Add0~98 ;
wire \tb|Add0~93_sumout ;
wire \tb|Add0~94 ;
wire \tb|Add0~89_sumout ;
wire \tb|counter[22]~DUPLICATE_q ;
wire \tb|Equal0~3_combout ;
wire \tb|Equal0~0_combout ;
wire \tb|Equal0~4_combout ;
wire \tb|Add0~73_sumout ;
wire \tb|counter[2]~DUPLICATE_q ;
wire \tb|counter[20]~DUPLICATE_q ;
wire \tb|Equal0~2_combout ;
wire \tb|slow_clk~0_combout ;
wire \tb|slow_clk~feeder_combout ;
wire \tb|slow_clk~q ;
wire \hazard_button~input_o ;
wire \right_button~input_o ;
wire \left_button~input_o ;
wire \bits|WideNor0~4_combout ;
wire \tb|unclocked_next_state~7_combout ;
wire \bits|Equal1~1_combout ;
wire \bits|Equal5~0_combout ;
wire \bits|Equal7~0_combout ;
wire \bits|Equal6~0_combout ;
wire \tb|unclocked_next_state~0_combout ;
wire \tb|unclocked_next_state~1_combout ;
wire \bits|Equal5~1_combout ;
wire \bits|WideNor0~3_combout ;
wire \tb|unclocked_next_state~4_combout ;
wire \tb|unclocked_next_state[3]~feeder_combout ;
wire \bits|Equal1~0_combout ;
wire \bits|Equal10~0_combout ;
wire \bits|Equal1~2_combout ;
wire \tb|unclocked_next_state~9_combout ;
wire \tb|unclocked_next_state[19]~feeder_combout ;
wire \bits|Equal3~1_combout ;
wire \bits|WideNor0~2_combout ;
wire \tb|unclocked_next_state~5_combout ;
wire \bits|WideNor0~1_combout ;
wire \tb|unclocked_next_state~12_combout ;
wire \bits|Equal4~0_combout ;
wire \tb|always0~0_combout ;
wire \tb|unclocked_next_state~3_combout ;
wire \bits|Equal0~0_combout ;
wire \bits|Equal11~0_combout ;
wire \tb|unclocked_next_state~11_combout ;
wire \bits|WideNor0~0_combout ;
wire \tb|unclocked_next_state~2_combout ;
wire \bits|Equal9~0_combout ;
wire \bits|Equal10~1_combout ;
wire \tb|unclocked_next_state~6_combout ;
wire \tb|WideOr5~0_combout ;
wire \tb|unclocked_next_state~8_combout ;
wire \tb|unclocked_next_state~10_combout ;
wire \tb|unclocked_next_state[16]~feeder_combout ;
wire \bits|Equal3~0_combout ;
wire \bits|Selector1~10_combout ;
wire \bits|always0~4_combout ;
wire \bits|always0~8_combout ;
wire \bits|Selector1~11_combout ;
wire \bits|Selector1~4_combout ;
wire \bits|always0~7_combout ;
wire \bits|Selector1~5_combout ;
wire \bits|LessThan5~0_combout ;
wire \bits|always0~3_combout ;
wire \bits|LessThan1~0_combout ;
wire \bits|always0~5_combout ;
wire \bits|always0~6_combout ;
wire \bits|Selector1~2_combout ;
wire \bits|Selector1~3_combout ;
wire \bits|Selector1~7_combout ;
wire \bits|Selector1~6_combout ;
wire \bits|Selector1~8_combout ;
wire \bits|Selector1~9_combout ;
wire \bits|always0~11_combout ;
wire \bits|always0~12_combout ;
wire \bits|always0~10_combout ;
wire \bits|Selector1~12_combout ;
wire \bits|LessThan9~0_combout ;
wire \bits|always0~1_combout ;
wire \bits|always0~0_combout ;
wire \bits|Selector1~0_combout ;
wire \bits|always0~2_combout ;
wire \bits|Selector1~1_combout ;
wire \bits|Selector1~16_combout ;
wire \bits|always0~14_combout ;
wire \bits|Selector1~13_combout ;
wire \bits|Selector1~14_combout ;
wire \bits|Selector1~15_combout ;
wire \bits|always0~13_combout ;
wire \bits|Equal8~0_combout ;
wire \bits|Selector1~17_combout ;
wire \bits|Selector1~18_combout ;
wire [9:0] \controller|h_count ;
wire [24:0] \tb|counter ;
wire [9:0] \controller|v_count ;
wire [21:0] \tb|ff|q ;
wire [21:0] \tb|unclocked_next_state ;
wire [7:0] \bits|red_out ;


// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25MHz~output (
	.i(\controller|clk_25MHz~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25MHz),
	.obar());
// synopsys translate_off
defparam \clk_25MHz~output .bus_hold = "false";
defparam \clk_25MHz~output .open_drain_output = "false";
defparam \clk_25MHz~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \h_sync~output (
	.i(\controller|h_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(h_sync),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
defparam \h_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \v_sync~output (
	.i(\controller|v_sync~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(v_sync),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
defparam \v_sync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_n),
	.obar());
// synopsys translate_off
defparam \sync_n~output .bus_hold = "false";
defparam \sync_n~output .open_drain_output = "false";
defparam \sync_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \blank_n~output (
	.i(\controller|bright~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_n),
	.obar());
// synopsys translate_off
defparam \blank_n~output .bus_hold = "false";
defparam \blank_n~output .open_drain_output = "false";
defparam \blank_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red_out[0]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[0]),
	.obar());
// synopsys translate_off
defparam \red_out[0]~output .bus_hold = "false";
defparam \red_out[0]~output .open_drain_output = "false";
defparam \red_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red_out[1]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[1]),
	.obar());
// synopsys translate_off
defparam \red_out[1]~output .bus_hold = "false";
defparam \red_out[1]~output .open_drain_output = "false";
defparam \red_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red_out[2]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[2]),
	.obar());
// synopsys translate_off
defparam \red_out[2]~output .bus_hold = "false";
defparam \red_out[2]~output .open_drain_output = "false";
defparam \red_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red_out[3]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[3]),
	.obar());
// synopsys translate_off
defparam \red_out[3]~output .bus_hold = "false";
defparam \red_out[3]~output .open_drain_output = "false";
defparam \red_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red_out[4]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[4]),
	.obar());
// synopsys translate_off
defparam \red_out[4]~output .bus_hold = "false";
defparam \red_out[4]~output .open_drain_output = "false";
defparam \red_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red_out[5]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[5]),
	.obar());
// synopsys translate_off
defparam \red_out[5]~output .bus_hold = "false";
defparam \red_out[5]~output .open_drain_output = "false";
defparam \red_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red_out[6]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[6]),
	.obar());
// synopsys translate_off
defparam \red_out[6]~output .bus_hold = "false";
defparam \red_out[6]~output .open_drain_output = "false";
defparam \red_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red_out[7]~output (
	.i(\bits|red_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red_out[7]),
	.obar());
// synopsys translate_off
defparam \red_out[7]~output .bus_hold = "false";
defparam \red_out[7]~output .open_drain_output = "false";
defparam \red_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[0]),
	.obar());
// synopsys translate_off
defparam \green_out[0]~output .bus_hold = "false";
defparam \green_out[0]~output .open_drain_output = "false";
defparam \green_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[1]),
	.obar());
// synopsys translate_off
defparam \green_out[1]~output .bus_hold = "false";
defparam \green_out[1]~output .open_drain_output = "false";
defparam \green_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[2]),
	.obar());
// synopsys translate_off
defparam \green_out[2]~output .bus_hold = "false";
defparam \green_out[2]~output .open_drain_output = "false";
defparam \green_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[3]),
	.obar());
// synopsys translate_off
defparam \green_out[3]~output .bus_hold = "false";
defparam \green_out[3]~output .open_drain_output = "false";
defparam \green_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[4]),
	.obar());
// synopsys translate_off
defparam \green_out[4]~output .bus_hold = "false";
defparam \green_out[4]~output .open_drain_output = "false";
defparam \green_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[5]),
	.obar());
// synopsys translate_off
defparam \green_out[5]~output .bus_hold = "false";
defparam \green_out[5]~output .open_drain_output = "false";
defparam \green_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[6]),
	.obar());
// synopsys translate_off
defparam \green_out[6]~output .bus_hold = "false";
defparam \green_out[6]~output .open_drain_output = "false";
defparam \green_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green_out[7]),
	.obar());
// synopsys translate_off
defparam \green_out[7]~output .bus_hold = "false";
defparam \green_out[7]~output .open_drain_output = "false";
defparam \green_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[0]),
	.obar());
// synopsys translate_off
defparam \blue_out[0]~output .bus_hold = "false";
defparam \blue_out[0]~output .open_drain_output = "false";
defparam \blue_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[1]),
	.obar());
// synopsys translate_off
defparam \blue_out[1]~output .bus_hold = "false";
defparam \blue_out[1]~output .open_drain_output = "false";
defparam \blue_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[2]),
	.obar());
// synopsys translate_off
defparam \blue_out[2]~output .bus_hold = "false";
defparam \blue_out[2]~output .open_drain_output = "false";
defparam \blue_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[3]),
	.obar());
// synopsys translate_off
defparam \blue_out[3]~output .bus_hold = "false";
defparam \blue_out[3]~output .open_drain_output = "false";
defparam \blue_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[4]),
	.obar());
// synopsys translate_off
defparam \blue_out[4]~output .bus_hold = "false";
defparam \blue_out[4]~output .open_drain_output = "false";
defparam \blue_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[5]),
	.obar());
// synopsys translate_off
defparam \blue_out[5]~output .bus_hold = "false";
defparam \blue_out[5]~output .open_drain_output = "false";
defparam \blue_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[6]),
	.obar());
// synopsys translate_off
defparam \blue_out[6]~output .bus_hold = "false";
defparam \blue_out[6]~output .open_drain_output = "false";
defparam \blue_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue_out[7]),
	.obar());
// synopsys translate_off
defparam \blue_out[7]~output .bus_hold = "false";
defparam \blue_out[7]~output .open_drain_output = "false";
defparam \blue_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk_50MHz~input (
	.i(clk_50MHz),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_50MHz~input_o ));
// synopsys translate_off
defparam \clk_50MHz~input .bus_hold = "false";
defparam \clk_50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk_50MHz~inputCLKENA0 (
	.inclk(\clk_50MHz~input_o ),
	.ena(vcc),
	.outclk(\clk_50MHz~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_50MHz~inputCLKENA0 .clock_type = "global clock";
defparam \clk_50MHz~inputCLKENA0 .disable_mode = "low";
defparam \clk_50MHz~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_50MHz~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_50MHz~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \controller|clk_25MHz~0 (
// Equation(s):
// \controller|clk_25MHz~0_combout  = !\controller|clk_25MHz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|clk_25MHz~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|clk_25MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|clk_25MHz~0 .extended_lut = "off";
defparam \controller|clk_25MHz~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \controller|clk_25MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y3_N20
dffeas \controller|clk_25MHz (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|clk_25MHz~0_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|clk_25MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|clk_25MHz .is_wysiwyg = "true";
defparam \controller|clk_25MHz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|h_count [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add1~14  = CARRY(( \controller|h_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|h_count [1] & ( !\controller|h_count [4] & ( (!\controller|h_count [0] & (!\controller|h_count [3] & (!\controller|h_count [6] & !\controller|h_count [2]))) ) ) )

	.dataa(!\controller|h_count [0]),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [6]),
	.datad(!\controller|h_count [2]),
	.datae(!\controller|h_count [1]),
	.dataf(!\controller|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|h_count [8] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~34  = CARRY(( \controller|h_count [8] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N27
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|h_count [9] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N29
dffeas \controller|h_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[9] .is_wysiwyg = "true";
defparam \controller|h_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N9
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|h_count [5] & ( \controller|h_count [9] & ( (\controller|h_count [8] & !\controller|h_count [7]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|h_count [8]),
	.datad(!\controller|h_count [7]),
	.datae(!\controller|h_count [5]),
	.dataf(!\controller|h_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000000F00;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \controller|Equal0~2 (
// Equation(s):
// \controller|Equal0~2_combout  = ( \controller|Equal0~1_combout  & ( \controller|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~2 .extended_lut = "off";
defparam \controller|Equal0~2 .lut_mask = 64'h0000000000FF00FF;
defparam \controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \controller|h_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|Add1~13_sumout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(vcc),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[0] .is_wysiwyg = "true";
defparam \controller|h_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N3
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|h_count [1] ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~26  = CARRY(( \controller|h_count [1] ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N5
dffeas \controller|h_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[1] .is_wysiwyg = "true";
defparam \controller|h_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|h_count [2] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~22  = CARRY(( \controller|h_count [2] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \controller|h_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[2] .is_wysiwyg = "true";
defparam \controller|h_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N9
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|h_count [3] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~18  = CARRY(( \controller|h_count [3] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N11
dffeas \controller|h_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[3] .is_wysiwyg = "true";
defparam \controller|h_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|h_count [4] ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~10  = CARRY(( \controller|h_count [4] ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \controller|h_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[4] .is_wysiwyg = "true";
defparam \controller|h_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N15
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|h_count [5] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~6  = CARRY(( \controller|h_count [5] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N17
dffeas \controller|h_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[5] .is_wysiwyg = "true";
defparam \controller|h_count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|h_count [6] ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~2  = CARRY(( \controller|h_count [6] ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \controller|h_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[6] .is_wysiwyg = "true";
defparam \controller|h_count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N21
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|h_count [7] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~38  = CARRY(( \controller|h_count [7] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N23
dffeas \controller|h_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[7] .is_wysiwyg = "true";
defparam \controller|h_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N26
dffeas \controller|h_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(\controller|clk_25MHz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|h_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|h_count[8] .is_wysiwyg = "true";
defparam \controller|h_count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \controller|Equal2~0 (
// Equation(s):
// \controller|Equal2~0_combout  = ( !\controller|h_count [5] & ( (!\controller|h_count [8] & (\controller|Equal0~0_combout  & (!\controller|h_count [7] & !\controller|h_count [9]))) ) )

	.dataa(!\controller|h_count [8]),
	.datab(!\controller|Equal0~0_combout ),
	.datac(!\controller|h_count [7]),
	.datad(!\controller|h_count [9]),
	.datae(gnd),
	.dataf(!\controller|h_count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal2~0 .extended_lut = "off";
defparam \controller|Equal2~0 .lut_mask = 64'h2000200000000000;
defparam \controller|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N57
cyclonev_lcell_comb \controller|Equal3~0 (
// Equation(s):
// \controller|Equal3~0_combout  = ( !\controller|h_count [3] & ( (!\controller|h_count [1] & (!\controller|h_count [2] & !\controller|h_count [0])) ) )

	.dataa(!\controller|h_count [1]),
	.datab(gnd),
	.datac(!\controller|h_count [2]),
	.datad(!\controller|h_count [0]),
	.datae(gnd),
	.dataf(!\controller|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal3~0 .extended_lut = "off";
defparam \controller|Equal3~0 .lut_mask = 64'hA000A00000000000;
defparam \controller|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N51
cyclonev_lcell_comb \controller|Equal3~1 (
// Equation(s):
// \controller|Equal3~1_combout  = ( !\controller|h_count [8] & ( (\controller|h_count [7] & \controller|h_count [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|h_count [7]),
	.datad(!\controller|h_count [9]),
	.datae(gnd),
	.dataf(!\controller|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal3~1 .extended_lut = "off";
defparam \controller|Equal3~1 .lut_mask = 64'h000F000F00000000;
defparam \controller|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \controller|Equal4~0 (
// Equation(s):
// \controller|Equal4~0_combout  = ( \controller|Equal3~1_combout  & ( (!\controller|h_count [6] & (\controller|h_count [4] & (\controller|Equal3~0_combout  & !\controller|h_count [5]))) ) )

	.dataa(!\controller|h_count [6]),
	.datab(!\controller|h_count [4]),
	.datac(!\controller|Equal3~0_combout ),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(!\controller|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal4~0 .extended_lut = "off";
defparam \controller|Equal4~0 .lut_mask = 64'h0000000002000200;
defparam \controller|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N33
cyclonev_lcell_comb \controller|h_sync~0 (
// Equation(s):
// \controller|h_sync~0_combout  = ( \controller|h_count [6] & ( (\controller|Equal3~1_combout  & (\controller|h_count [4] & (\controller|Equal3~0_combout  & \controller|h_count [5]))) ) ) # ( !\controller|h_count [6] & ( (\controller|Equal3~1_combout  & 
// (\controller|h_count [4] & (\controller|Equal3~0_combout  & !\controller|h_count [5]))) ) )

	.dataa(!\controller|Equal3~1_combout ),
	.datab(!\controller|h_count [4]),
	.datac(!\controller|Equal3~0_combout ),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(!\controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|h_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|h_sync~0 .extended_lut = "off";
defparam \controller|h_sync~0 .lut_mask = 64'h0100010000010001;
defparam \controller|h_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \controller|h_sync (
// Equation(s):
// \controller|h_sync~combout  = ( \controller|h_sync~0_combout  & ( (!\controller|Equal4~0_combout ) # (\controller|Equal2~0_combout ) ) ) # ( !\controller|h_sync~0_combout  & ( (\controller|h_sync~combout ) # (\controller|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|Equal2~0_combout ),
	.datac(!\controller|Equal4~0_combout ),
	.datad(!\controller|h_sync~combout ),
	.datae(gnd),
	.dataf(!\controller|h_sync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|h_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|h_sync .extended_lut = "off";
defparam \controller|h_sync .lut_mask = 64'h33FF33FFF3F3F3F3;
defparam \controller|h_sync .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \controller|Add0~37 (
// Equation(s):
// \controller|Add0~37_sumout  = SUM(( \controller|v_count [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add0~38  = CARRY(( \controller|v_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~37_sumout ),
	.cout(\controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~37 .extended_lut = "off";
defparam \controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \controller|Equal1~0 (
// Equation(s):
// \controller|Equal1~0_combout  = ( !\controller|v_count [1] & ( !\controller|v_count [6] & ( (!\controller|v_count [8] & (!\controller|v_count [7] & !\controller|v_count [2])) ) ) )

	.dataa(!\controller|v_count [8]),
	.datab(gnd),
	.datac(!\controller|v_count [7]),
	.datad(!\controller|v_count [2]),
	.datae(!\controller|v_count [1]),
	.dataf(!\controller|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal1~0 .extended_lut = "off";
defparam \controller|Equal1~0 .lut_mask = 64'hA000000000000000;
defparam \controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N54
cyclonev_lcell_comb \controller|Equal1~1 (
// Equation(s):
// \controller|Equal1~1_combout  = ( \controller|v_count [0] & ( \controller|Equal1~0_combout  & ( (!\controller|v_count [4] & (!\controller|v_count [5] & (\controller|v_count [9] & \controller|v_count [3]))) ) ) )

	.dataa(!\controller|v_count [4]),
	.datab(!\controller|v_count [5]),
	.datac(!\controller|v_count [9]),
	.datad(!\controller|v_count [3]),
	.datae(!\controller|v_count [0]),
	.dataf(!\controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal1~1 .extended_lut = "off";
defparam \controller|Equal1~1 .lut_mask = 64'h0000000000000008;
defparam \controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \controller|v_count[9]~0 (
// Equation(s):
// \controller|v_count[9]~0_combout  = ( \controller|Equal0~1_combout  & ( \controller|Equal0~0_combout  & ( \controller|clk_25MHz~q  ) ) )

	.dataa(!\controller|clk_25MHz~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|Equal0~1_combout ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|v_count[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|v_count[9]~0 .extended_lut = "off";
defparam \controller|v_count[9]~0 .lut_mask = 64'h0000000000005555;
defparam \controller|v_count[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N8
dffeas \controller|v_count[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|Add0~37_sumout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[0] .is_wysiwyg = "true";
defparam \controller|v_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N3
cyclonev_lcell_comb \controller|Add0~5 (
// Equation(s):
// \controller|Add0~5_sumout  = SUM(( \controller|v_count [1] ) + ( GND ) + ( \controller|Add0~38  ))
// \controller|Add0~6  = CARRY(( \controller|v_count [1] ) + ( GND ) + ( \controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~5_sumout ),
	.cout(\controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~5 .extended_lut = "off";
defparam \controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N5
dffeas \controller|v_count[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[1] .is_wysiwyg = "true";
defparam \controller|v_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \controller|Add0~1 (
// Equation(s):
// \controller|Add0~1_sumout  = SUM(( \controller|v_count [2] ) + ( GND ) + ( \controller|Add0~6  ))
// \controller|Add0~2  = CARRY(( \controller|v_count [2] ) + ( GND ) + ( \controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~1_sumout ),
	.cout(\controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~1 .extended_lut = "off";
defparam \controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N8
dffeas \controller|v_count[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[2] .is_wysiwyg = "true";
defparam \controller|v_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \controller|Add0~9 (
// Equation(s):
// \controller|Add0~9_sumout  = SUM(( \controller|v_count [3] ) + ( GND ) + ( \controller|Add0~2  ))
// \controller|Add0~10  = CARRY(( \controller|v_count [3] ) + ( GND ) + ( \controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~9_sumout ),
	.cout(\controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~9 .extended_lut = "off";
defparam \controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N11
dffeas \controller|v_count[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[3] .is_wysiwyg = "true";
defparam \controller|v_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \controller|Add0~29 (
// Equation(s):
// \controller|Add0~29_sumout  = SUM(( \controller|v_count [4] ) + ( GND ) + ( \controller|Add0~10  ))
// \controller|Add0~30  = CARRY(( \controller|v_count [4] ) + ( GND ) + ( \controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|v_count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~29_sumout ),
	.cout(\controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~29 .extended_lut = "off";
defparam \controller|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N59
dffeas \controller|v_count[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\controller|Add0~29_sumout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[4] .is_wysiwyg = "true";
defparam \controller|v_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N15
cyclonev_lcell_comb \controller|Add0~25 (
// Equation(s):
// \controller|Add0~25_sumout  = SUM(( \controller|v_count [5] ) + ( GND ) + ( \controller|Add0~30  ))
// \controller|Add0~26  = CARRY(( \controller|v_count [5] ) + ( GND ) + ( \controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~25_sumout ),
	.cout(\controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~25 .extended_lut = "off";
defparam \controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N17
dffeas \controller|v_count[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[5] .is_wysiwyg = "true";
defparam \controller|v_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \controller|Add0~13 (
// Equation(s):
// \controller|Add0~13_sumout  = SUM(( \controller|v_count [6] ) + ( GND ) + ( \controller|Add0~26  ))
// \controller|Add0~14  = CARRY(( \controller|v_count [6] ) + ( GND ) + ( \controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~13_sumout ),
	.cout(\controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~13 .extended_lut = "off";
defparam \controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \controller|v_count[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[6] .is_wysiwyg = "true";
defparam \controller|v_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \controller|Add0~21 (
// Equation(s):
// \controller|Add0~21_sumout  = SUM(( \controller|v_count [7] ) + ( GND ) + ( \controller|Add0~14  ))
// \controller|Add0~22  = CARRY(( \controller|v_count [7] ) + ( GND ) + ( \controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~21_sumout ),
	.cout(\controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~21 .extended_lut = "off";
defparam \controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N23
dffeas \controller|v_count[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[7] .is_wysiwyg = "true";
defparam \controller|v_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \controller|Add0~17 (
// Equation(s):
// \controller|Add0~17_sumout  = SUM(( \controller|v_count [8] ) + ( GND ) + ( \controller|Add0~22  ))
// \controller|Add0~18  = CARRY(( \controller|v_count [8] ) + ( GND ) + ( \controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~17_sumout ),
	.cout(\controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~17 .extended_lut = "off";
defparam \controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \controller|v_count[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[8] .is_wysiwyg = "true";
defparam \controller|v_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N27
cyclonev_lcell_comb \controller|Add0~33 (
// Equation(s):
// \controller|Add0~33_sumout  = SUM(( \controller|v_count [9] ) + ( GND ) + ( \controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|v_count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~33 .extended_lut = "off";
defparam \controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N29
dffeas \controller|v_count[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(gnd),
	.ena(\controller|v_count[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|v_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|v_count[9] .is_wysiwyg = "true";
defparam \controller|v_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \controller|Equal6~0 (
// Equation(s):
// \controller|Equal6~0_combout  = ( !\controller|v_count [3] & ( \controller|Equal1~0_combout  & ( (!\controller|v_count [9] & (!\controller|v_count [4] & (!\controller|v_count [5] & !\controller|v_count [0]))) ) ) )

	.dataa(!\controller|v_count [9]),
	.datab(!\controller|v_count [4]),
	.datac(!\controller|v_count [5]),
	.datad(!\controller|v_count [0]),
	.datae(!\controller|v_count [3]),
	.dataf(!\controller|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal6~0 .extended_lut = "off";
defparam \controller|Equal6~0 .lut_mask = 64'h0000000080000000;
defparam \controller|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \controller|Equal7~0 (
// Equation(s):
// \controller|Equal7~0_combout  = ( \controller|v_count [7] & ( !\controller|v_count [0] & ( (!\controller|v_count [4] & (!\controller|v_count [9] & \controller|v_count [5])) ) ) )

	.dataa(gnd),
	.datab(!\controller|v_count [4]),
	.datac(!\controller|v_count [9]),
	.datad(!\controller|v_count [5]),
	.datae(!\controller|v_count [7]),
	.dataf(!\controller|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal7~0 .extended_lut = "off";
defparam \controller|Equal7~0 .lut_mask = 64'h000000C000000000;
defparam \controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N42
cyclonev_lcell_comb \controller|v_sync~0 (
// Equation(s):
// \controller|v_sync~0_combout  = ( \controller|v_count [1] & ( \controller|Equal7~0_combout  & ( (\controller|v_count [6] & (!\controller|v_count [2] & (\controller|v_count [8] & \controller|v_count [3]))) ) ) ) # ( !\controller|v_count [1] & ( 
// \controller|Equal7~0_combout  & ( (\controller|v_count [6] & (\controller|v_count [2] & (\controller|v_count [8] & \controller|v_count [3]))) ) ) )

	.dataa(!\controller|v_count [6]),
	.datab(!\controller|v_count [2]),
	.datac(!\controller|v_count [8]),
	.datad(!\controller|v_count [3]),
	.datae(!\controller|v_count [1]),
	.dataf(!\controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|v_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|v_sync~0 .extended_lut = "off";
defparam \controller|v_sync~0 .lut_mask = 64'h0000000000010004;
defparam \controller|v_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N15
cyclonev_lcell_comb \controller|Equal8~0 (
// Equation(s):
// \controller|Equal8~0_combout  = ( \controller|v_count [3] & ( \controller|Equal7~0_combout  & ( (\controller|v_count [1] & (\controller|v_count [8] & (\controller|v_count [6] & !\controller|v_count [2]))) ) ) )

	.dataa(!\controller|v_count [1]),
	.datab(!\controller|v_count [8]),
	.datac(!\controller|v_count [6]),
	.datad(!\controller|v_count [2]),
	.datae(!\controller|v_count [3]),
	.dataf(!\controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal8~0 .extended_lut = "off";
defparam \controller|Equal8~0 .lut_mask = 64'h0000000000000100;
defparam \controller|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \controller|v_sync (
// Equation(s):
// \controller|v_sync~combout  = ( \controller|Equal8~0_combout  & ( ((\controller|v_sync~combout  & !\controller|v_sync~0_combout )) # (\controller|Equal6~0_combout ) ) ) # ( !\controller|Equal8~0_combout  & ( ((\controller|v_sync~0_combout ) # 
// (\controller|v_sync~combout )) # (\controller|Equal6~0_combout ) ) )

	.dataa(!\controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(!\controller|v_sync~combout ),
	.datad(!\controller|v_sync~0_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|v_sync~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|v_sync .extended_lut = "off";
defparam \controller|v_sync .lut_mask = 64'h5FFF5FFF5F555F55;
defparam \controller|v_sync .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \controller|Equal7~1 (
// Equation(s):
// \controller|Equal7~1_combout  = ( \controller|v_count [8] & ( \controller|Equal7~0_combout  & ( (!\controller|v_count [3] & (\controller|v_count [6] & (!\controller|v_count [2] & !\controller|v_count [1]))) ) ) )

	.dataa(!\controller|v_count [3]),
	.datab(!\controller|v_count [6]),
	.datac(!\controller|v_count [2]),
	.datad(!\controller|v_count [1]),
	.datae(!\controller|v_count [8]),
	.dataf(!\controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal7~1 .extended_lut = "off";
defparam \controller|Equal7~1 .lut_mask = 64'h0000000000002000;
defparam \controller|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \controller|v_bright (
// Equation(s):
// \controller|v_bright~combout  = ( \controller|v_bright~combout  & ( !\controller|Equal7~1_combout  ) ) # ( !\controller|v_bright~combout  & ( (\controller|Equal6~0_combout  & !\controller|Equal7~1_combout ) ) )

	.dataa(!\controller|Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\controller|v_bright~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|v_bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|v_bright .extended_lut = "off";
defparam \controller|v_bright .lut_mask = 64'h55005500FF00FF00;
defparam \controller|v_bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \controller|Equal3~2 (
// Equation(s):
// \controller|Equal3~2_combout  = ( \controller|Equal3~0_combout  & ( (!\controller|h_count [6] & (\controller|Equal3~1_combout  & (!\controller|h_count [4] & !\controller|h_count [5]))) ) )

	.dataa(!\controller|h_count [6]),
	.datab(!\controller|Equal3~1_combout ),
	.datac(!\controller|h_count [4]),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(!\controller|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal3~2 .extended_lut = "off";
defparam \controller|Equal3~2 .lut_mask = 64'h0000000020002000;
defparam \controller|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \controller|h_bright (
// Equation(s):
// \controller|h_bright~combout  = ( \controller|h_bright~combout  & ( !\controller|Equal3~2_combout  ) ) # ( !\controller|h_bright~combout  & ( (!\controller|Equal3~2_combout  & \controller|Equal2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|Equal3~2_combout ),
	.datad(!\controller|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\controller|h_bright~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|h_bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|h_bright .extended_lut = "off";
defparam \controller|h_bright .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \controller|h_bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \controller|bright (
// Equation(s):
// \controller|bright~combout  = ( \controller|h_bright~combout  & ( \controller|v_bright~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|v_bright~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|h_bright~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|bright~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|bright .extended_lut = "off";
defparam \controller|bright .lut_mask = 64'h000000000F0F0F0F;
defparam \controller|bright .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N21
cyclonev_lcell_comb \bits|LessThan6~0 (
// Equation(s):
// \bits|LessThan6~0_combout  = (!\controller|h_count [3] & ((!\controller|h_count [2]) # (!\controller|h_count [1])))

	.dataa(gnd),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [2]),
	.datad(!\controller|h_count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|LessThan6~0 .extended_lut = "off";
defparam \bits|LessThan6~0 .lut_mask = 64'hCCC0CCC0CCC0CCC0;
defparam \bits|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \bits|LessThan7~0 (
// Equation(s):
// \bits|LessThan7~0_combout  = ( \controller|h_count [0] & ( \controller|h_count [3] ) ) # ( !\controller|h_count [0] & ( (\controller|h_count [3] & ((\controller|h_count [2]) # (\controller|h_count [1]))) ) )

	.dataa(gnd),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [1]),
	.datad(!\controller|h_count [2]),
	.datae(gnd),
	.dataf(!\controller|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|LessThan7~0 .extended_lut = "off";
defparam \bits|LessThan7~0 .lut_mask = 64'h0333033333333333;
defparam \bits|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \bits|always0~9 (
// Equation(s):
// \bits|always0~9_combout  = ( \controller|h_count [6] & ( (!\controller|h_count [5] & (!\controller|h_count [4] & !\bits|LessThan7~0_combout )) ) ) # ( !\controller|h_count [6] & ( ((\controller|h_count [4] & !\bits|LessThan6~0_combout )) # 
// (\controller|h_count [5]) ) )

	.dataa(!\controller|h_count [5]),
	.datab(!\controller|h_count [4]),
	.datac(!\bits|LessThan6~0_combout ),
	.datad(!\bits|LessThan7~0_combout ),
	.datae(gnd),
	.dataf(!\controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~9 .extended_lut = "off";
defparam \bits|always0~9 .lut_mask = 64'h7575757588008800;
defparam \bits|always0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \tb|Add0~81 (
// Equation(s):
// \tb|Add0~81_sumout  = SUM(( \tb|counter [0] ) + ( VCC ) + ( !VCC ))
// \tb|Add0~82  = CARRY(( \tb|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~81_sumout ),
	.cout(\tb|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~81 .extended_lut = "off";
defparam \tb|Add0~81 .lut_mask = 64'h0000000000000F0F;
defparam \tb|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \tb|counter[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[0] .is_wysiwyg = "true";
defparam \tb|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \tb|Add0~77 (
// Equation(s):
// \tb|Add0~77_sumout  = SUM(( \tb|counter [1] ) + ( GND ) + ( \tb|Add0~82  ))
// \tb|Add0~78  = CARRY(( \tb|counter [1] ) + ( GND ) + ( \tb|Add0~82  ))

	.dataa(!\tb|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~77_sumout ),
	.cout(\tb|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~77 .extended_lut = "off";
defparam \tb|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \tb|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N35
dffeas \tb|counter[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[1] .is_wysiwyg = "true";
defparam \tb|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \tb|Add0~73 (
// Equation(s):
// \tb|Add0~73_sumout  = SUM(( \tb|counter [2] ) + ( GND ) + ( \tb|Add0~78  ))
// \tb|Add0~74  = CARRY(( \tb|counter [2] ) + ( GND ) + ( \tb|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tb|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~73_sumout ),
	.cout(\tb|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~73 .extended_lut = "off";
defparam \tb|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \tb|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \tb|Add0~69 (
// Equation(s):
// \tb|Add0~69_sumout  = SUM(( \tb|counter [3] ) + ( GND ) + ( \tb|Add0~74  ))
// \tb|Add0~70  = CARRY(( \tb|counter [3] ) + ( GND ) + ( \tb|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~69_sumout ),
	.cout(\tb|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~69 .extended_lut = "off";
defparam \tb|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N41
dffeas \tb|counter[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[3] .is_wysiwyg = "true";
defparam \tb|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \tb|Add0~65 (
// Equation(s):
// \tb|Add0~65_sumout  = SUM(( \tb|counter [4] ) + ( GND ) + ( \tb|Add0~70  ))
// \tb|Add0~66  = CARRY(( \tb|counter [4] ) + ( GND ) + ( \tb|Add0~70  ))

	.dataa(gnd),
	.datab(!\tb|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~65_sumout ),
	.cout(\tb|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~65 .extended_lut = "off";
defparam \tb|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N44
dffeas \tb|counter[4] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[4] .is_wysiwyg = "true";
defparam \tb|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N45
cyclonev_lcell_comb \tb|Add0~61 (
// Equation(s):
// \tb|Add0~61_sumout  = SUM(( \tb|counter [5] ) + ( GND ) + ( \tb|Add0~66  ))
// \tb|Add0~62  = CARRY(( \tb|counter [5] ) + ( GND ) + ( \tb|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~61_sumout ),
	.cout(\tb|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~61 .extended_lut = "off";
defparam \tb|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N47
dffeas \tb|counter[5] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[5] .is_wysiwyg = "true";
defparam \tb|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \tb|Add0~53 (
// Equation(s):
// \tb|Add0~53_sumout  = SUM(( \tb|counter [6] ) + ( GND ) + ( \tb|Add0~62  ))
// \tb|Add0~54  = CARRY(( \tb|counter [6] ) + ( GND ) + ( \tb|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~53_sumout ),
	.cout(\tb|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~53 .extended_lut = "off";
defparam \tb|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N50
dffeas \tb|counter[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[6] .is_wysiwyg = "true";
defparam \tb|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N51
cyclonev_lcell_comb \tb|Add0~85 (
// Equation(s):
// \tb|Add0~85_sumout  = SUM(( \tb|counter [7] ) + ( GND ) + ( \tb|Add0~54  ))
// \tb|Add0~86  = CARRY(( \tb|counter [7] ) + ( GND ) + ( \tb|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tb|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~85_sumout ),
	.cout(\tb|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~85 .extended_lut = "off";
defparam \tb|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \tb|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N52
dffeas \tb|counter[7] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[7] .is_wysiwyg = "true";
defparam \tb|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \tb|Add0~1 (
// Equation(s):
// \tb|Add0~1_sumout  = SUM(( \tb|counter [8] ) + ( GND ) + ( \tb|Add0~86  ))
// \tb|Add0~2  = CARRY(( \tb|counter [8] ) + ( GND ) + ( \tb|Add0~86  ))

	.dataa(gnd),
	.datab(!\tb|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~1_sumout ),
	.cout(\tb|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~1 .extended_lut = "off";
defparam \tb|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N55
dffeas \tb|counter[8] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[8] .is_wysiwyg = "true";
defparam \tb|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N57
cyclonev_lcell_comb \tb|Add0~25 (
// Equation(s):
// \tb|Add0~25_sumout  = SUM(( \tb|counter [9] ) + ( GND ) + ( \tb|Add0~2  ))
// \tb|Add0~26  = CARRY(( \tb|counter [9] ) + ( GND ) + ( \tb|Add0~2  ))

	.dataa(!\tb|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~25_sumout ),
	.cout(\tb|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~25 .extended_lut = "off";
defparam \tb|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \tb|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N58
dffeas \tb|counter[9] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[9] .is_wysiwyg = "true";
defparam \tb|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N0
cyclonev_lcell_comb \tb|Add0~21 (
// Equation(s):
// \tb|Add0~21_sumout  = SUM(( \tb|counter [10] ) + ( GND ) + ( \tb|Add0~26  ))
// \tb|Add0~22  = CARRY(( \tb|counter [10] ) + ( GND ) + ( \tb|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~21_sumout ),
	.cout(\tb|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~21 .extended_lut = "off";
defparam \tb|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N1
dffeas \tb|counter[10] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[10] .is_wysiwyg = "true";
defparam \tb|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N3
cyclonev_lcell_comb \tb|Add0~17 (
// Equation(s):
// \tb|Add0~17_sumout  = SUM(( \tb|counter [11] ) + ( GND ) + ( \tb|Add0~22  ))
// \tb|Add0~18  = CARRY(( \tb|counter [11] ) + ( GND ) + ( \tb|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tb|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~17_sumout ),
	.cout(\tb|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~17 .extended_lut = "off";
defparam \tb|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \tb|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N5
dffeas \tb|counter[11] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[11] .is_wysiwyg = "true";
defparam \tb|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N6
cyclonev_lcell_comb \tb|Add0~13 (
// Equation(s):
// \tb|Add0~13_sumout  = SUM(( \tb|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~18  ))
// \tb|Add0~14  = CARRY(( \tb|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~18  ))

	.dataa(gnd),
	.datab(!\tb|counter[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~13_sumout ),
	.cout(\tb|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~13 .extended_lut = "off";
defparam \tb|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N8
dffeas \tb|counter[12]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N9
cyclonev_lcell_comb \tb|Add0~9 (
// Equation(s):
// \tb|Add0~9_sumout  = SUM(( \tb|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~14  ))
// \tb|Add0~10  = CARRY(( \tb|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~9_sumout ),
	.cout(\tb|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~9 .extended_lut = "off";
defparam \tb|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N11
dffeas \tb|counter[13]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N12
cyclonev_lcell_comb \tb|Add0~5 (
// Equation(s):
// \tb|Add0~5_sumout  = SUM(( \tb|counter [14] ) + ( GND ) + ( \tb|Add0~10  ))
// \tb|Add0~6  = CARRY(( \tb|counter [14] ) + ( GND ) + ( \tb|Add0~10  ))

	.dataa(gnd),
	.datab(!\tb|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~5_sumout ),
	.cout(\tb|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~5 .extended_lut = "off";
defparam \tb|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N13
dffeas \tb|counter[14] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[14] .is_wysiwyg = "true";
defparam \tb|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N15
cyclonev_lcell_comb \tb|Add0~49 (
// Equation(s):
// \tb|Add0~49_sumout  = SUM(( \tb|counter [15] ) + ( GND ) + ( \tb|Add0~6  ))
// \tb|Add0~50  = CARRY(( \tb|counter [15] ) + ( GND ) + ( \tb|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~49_sumout ),
	.cout(\tb|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~49 .extended_lut = "off";
defparam \tb|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N17
dffeas \tb|counter[15] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[15] .is_wysiwyg = "true";
defparam \tb|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N18
cyclonev_lcell_comb \tb|Add0~45 (
// Equation(s):
// \tb|Add0~45_sumout  = SUM(( \tb|counter [16] ) + ( GND ) + ( \tb|Add0~50  ))
// \tb|Add0~46  = CARRY(( \tb|counter [16] ) + ( GND ) + ( \tb|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~45_sumout ),
	.cout(\tb|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~45 .extended_lut = "off";
defparam \tb|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N20
dffeas \tb|counter[16] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[16] .is_wysiwyg = "true";
defparam \tb|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N21
cyclonev_lcell_comb \tb|Add0~41 (
// Equation(s):
// \tb|Add0~41_sumout  = SUM(( \tb|counter [17] ) + ( GND ) + ( \tb|Add0~46  ))
// \tb|Add0~42  = CARRY(( \tb|counter [17] ) + ( GND ) + ( \tb|Add0~46  ))

	.dataa(!\tb|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~41_sumout ),
	.cout(\tb|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~41 .extended_lut = "off";
defparam \tb|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \tb|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N23
dffeas \tb|counter[17] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[17] .is_wysiwyg = "true";
defparam \tb|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N24
cyclonev_lcell_comb \tb|Add0~37 (
// Equation(s):
// \tb|Add0~37_sumout  = SUM(( \tb|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~42  ))
// \tb|Add0~38  = CARRY(( \tb|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \tb|Add0~42  ))

	.dataa(gnd),
	.datab(!\tb|counter[18]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~37_sumout ),
	.cout(\tb|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~37 .extended_lut = "off";
defparam \tb|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N25
dffeas \tb|counter[18]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N27
cyclonev_lcell_comb \tb|Add0~33 (
// Equation(s):
// \tb|Add0~33_sumout  = SUM(( \tb|counter [19] ) + ( GND ) + ( \tb|Add0~38  ))
// \tb|Add0~34  = CARRY(( \tb|counter [19] ) + ( GND ) + ( \tb|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~33_sumout ),
	.cout(\tb|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~33 .extended_lut = "off";
defparam \tb|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N28
dffeas \tb|counter[19] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[19] .is_wysiwyg = "true";
defparam \tb|counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N26
dffeas \tb|counter[18] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[18] .is_wysiwyg = "true";
defparam \tb|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \tb|Add0~57 (
// Equation(s):
// \tb|Add0~57_sumout  = SUM(( \tb|counter [20] ) + ( GND ) + ( \tb|Add0~34  ))
// \tb|Add0~58  = CARRY(( \tb|counter [20] ) + ( GND ) + ( \tb|Add0~34  ))

	.dataa(gnd),
	.datab(!\tb|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~57_sumout ),
	.cout(\tb|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~57 .extended_lut = "off";
defparam \tb|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N32
dffeas \tb|counter[20] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[20] .is_wysiwyg = "true";
defparam \tb|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N33
cyclonev_lcell_comb \tb|Add0~29 (
// Equation(s):
// \tb|Add0~29_sumout  = SUM(( \tb|counter [21] ) + ( GND ) + ( \tb|Add0~58  ))
// \tb|Add0~30  = CARRY(( \tb|counter [21] ) + ( GND ) + ( \tb|Add0~58  ))

	.dataa(!\tb|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~29_sumout ),
	.cout(\tb|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~29 .extended_lut = "off";
defparam \tb|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \tb|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N35
dffeas \tb|counter[21] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[21] .is_wysiwyg = "true";
defparam \tb|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N48
cyclonev_lcell_comb \tb|Equal0~1 (
// Equation(s):
// \tb|Equal0~1_combout  = ( !\tb|counter [17] & ( !\tb|counter [21] & ( (!\tb|counter [16] & (\tb|counter [19] & (\tb|counter [18] & !\tb|counter [15]))) ) ) )

	.dataa(!\tb|counter [16]),
	.datab(!\tb|counter [19]),
	.datac(!\tb|counter [18]),
	.datad(!\tb|counter [15]),
	.datae(!\tb|counter [17]),
	.dataf(!\tb|counter [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Equal0~1 .extended_lut = "off";
defparam \tb|Equal0~1 .lut_mask = 64'h0200000000000000;
defparam \tb|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \tb|Add0~97 (
// Equation(s):
// \tb|Add0~97_sumout  = SUM(( \tb|counter [22] ) + ( GND ) + ( \tb|Add0~30  ))
// \tb|Add0~98  = CARRY(( \tb|counter [22] ) + ( GND ) + ( \tb|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~97_sumout ),
	.cout(\tb|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~97 .extended_lut = "off";
defparam \tb|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N38
dffeas \tb|counter[22] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[22] .is_wysiwyg = "true";
defparam \tb|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N39
cyclonev_lcell_comb \tb|Add0~93 (
// Equation(s):
// \tb|Add0~93_sumout  = SUM(( \tb|counter [23] ) + ( GND ) + ( \tb|Add0~98  ))
// \tb|Add0~94  = CARRY(( \tb|counter [23] ) + ( GND ) + ( \tb|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~93_sumout ),
	.cout(\tb|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~93 .extended_lut = "off";
defparam \tb|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \tb|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N40
dffeas \tb|counter[23] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[23] .is_wysiwyg = "true";
defparam \tb|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N42
cyclonev_lcell_comb \tb|Add0~89 (
// Equation(s):
// \tb|Add0~89_sumout  = SUM(( \tb|counter [24] ) + ( GND ) + ( \tb|Add0~94  ))

	.dataa(gnd),
	.datab(!\tb|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\tb|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\tb|Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Add0~89 .extended_lut = "off";
defparam \tb|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \tb|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N44
dffeas \tb|counter[24] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[24] .is_wysiwyg = "true";
defparam \tb|counter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N37
dffeas \tb|counter[22]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \tb|Equal0~3 (
// Equation(s):
// \tb|Equal0~3_combout  = ( !\tb|counter [23] & ( \tb|counter[22]~DUPLICATE_q  & ( (!\tb|counter [1] & (!\tb|counter [7] & (!\tb|counter [0] & !\tb|counter [24]))) ) ) )

	.dataa(!\tb|counter [1]),
	.datab(!\tb|counter [7]),
	.datac(!\tb|counter [0]),
	.datad(!\tb|counter [24]),
	.datae(!\tb|counter [23]),
	.dataf(!\tb|counter[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Equal0~3 .extended_lut = "off";
defparam \tb|Equal0~3 .lut_mask = 64'h0000000080000000;
defparam \tb|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N7
dffeas \tb|counter[12] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[12] .is_wysiwyg = "true";
defparam \tb|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N10
dffeas \tb|counter[13] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[13] .is_wysiwyg = "true";
defparam \tb|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \tb|Equal0~0 (
// Equation(s):
// \tb|Equal0~0_combout  = ( \tb|counter [11] & ( !\tb|counter [10] & ( (\tb|counter [9] & (!\tb|counter [12] & (\tb|counter [14] & !\tb|counter [13]))) ) ) )

	.dataa(!\tb|counter [9]),
	.datab(!\tb|counter [12]),
	.datac(!\tb|counter [14]),
	.datad(!\tb|counter [13]),
	.datae(!\tb|counter [11]),
	.dataf(!\tb|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Equal0~0 .extended_lut = "off";
defparam \tb|Equal0~0 .lut_mask = 64'h0000040000000000;
defparam \tb|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N54
cyclonev_lcell_comb \tb|Equal0~4 (
// Equation(s):
// \tb|Equal0~4_combout  = ( \tb|Equal0~2_combout  & ( \tb|Equal0~0_combout  & ( (\tb|Equal0~1_combout  & (\tb|counter [8] & \tb|Equal0~3_combout )) ) ) )

	.dataa(!\tb|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\tb|counter [8]),
	.datad(!\tb|Equal0~3_combout ),
	.datae(!\tb|Equal0~2_combout ),
	.dataf(!\tb|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Equal0~4 .extended_lut = "off";
defparam \tb|Equal0~4 .lut_mask = 64'h0000000000000005;
defparam \tb|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N37
dffeas \tb|counter[2] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[2] .is_wysiwyg = "true";
defparam \tb|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N38
dffeas \tb|counter[2]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N31
dffeas \tb|counter[20]~DUPLICATE (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(\tb|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \tb|counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \tb|Equal0~2 (
// Equation(s):
// \tb|Equal0~2_combout  = ( !\tb|counter [5] & ( !\tb|counter[20]~DUPLICATE_q  & ( (!\tb|counter[2]~DUPLICATE_q  & (!\tb|counter [4] & (\tb|counter [6] & !\tb|counter [3]))) ) ) )

	.dataa(!\tb|counter[2]~DUPLICATE_q ),
	.datab(!\tb|counter [4]),
	.datac(!\tb|counter [6]),
	.datad(!\tb|counter [3]),
	.datae(!\tb|counter [5]),
	.dataf(!\tb|counter[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|Equal0~2 .extended_lut = "off";
defparam \tb|Equal0~2 .lut_mask = 64'h0800000000000000;
defparam \tb|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \tb|slow_clk~0 (
// Equation(s):
// \tb|slow_clk~0_combout  = ( \tb|Equal0~1_combout  & ( \tb|slow_clk~q  & ( (!\tb|Equal0~2_combout ) # ((!\tb|counter [8]) # ((!\tb|Equal0~3_combout ) # (!\tb|Equal0~0_combout ))) ) ) ) # ( !\tb|Equal0~1_combout  & ( \tb|slow_clk~q  ) ) # ( 
// \tb|Equal0~1_combout  & ( !\tb|slow_clk~q  & ( (\tb|Equal0~2_combout  & (\tb|counter [8] & (\tb|Equal0~3_combout  & \tb|Equal0~0_combout ))) ) ) )

	.dataa(!\tb|Equal0~2_combout ),
	.datab(!\tb|counter [8]),
	.datac(!\tb|Equal0~3_combout ),
	.datad(!\tb|Equal0~0_combout ),
	.datae(!\tb|Equal0~1_combout ),
	.dataf(!\tb|slow_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|slow_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|slow_clk~0 .extended_lut = "off";
defparam \tb|slow_clk~0 .lut_mask = 64'h00000001FFFFFFFE;
defparam \tb|slow_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \tb|slow_clk~feeder (
// Equation(s):
// \tb|slow_clk~feeder_combout  = ( \tb|slow_clk~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tb|slow_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|slow_clk~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|slow_clk~feeder .extended_lut = "off";
defparam \tb|slow_clk~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tb|slow_clk~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \tb|slow_clk (
	.clk(\clk_50MHz~input_o ),
	.d(\tb|slow_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|slow_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tb|slow_clk .is_wysiwyg = "true";
defparam \tb|slow_clk .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \hazard_button~input (
	.i(hazard_button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\hazard_button~input_o ));
// synopsys translate_off
defparam \hazard_button~input .bus_hold = "false";
defparam \hazard_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \right_button~input (
	.i(right_button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\right_button~input_o ));
// synopsys translate_off
defparam \right_button~input .bus_hold = "false";
defparam \right_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \left_button~input (
	.i(left_button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\left_button~input_o ));
// synopsys translate_off
defparam \left_button~input .bus_hold = "false";
defparam \left_button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N27
cyclonev_lcell_comb \bits|WideNor0~4 (
// Equation(s):
// \bits|WideNor0~4_combout  = ( !\bits|Equal11~0_combout  & ( (!\bits|WideNor0~0_combout  & !\tb|WideOr5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bits|WideNor0~0_combout ),
	.datad(!\tb|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|WideNor0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|WideNor0~4 .extended_lut = "off";
defparam \bits|WideNor0~4 .lut_mask = 64'hF000F00000000000;
defparam \bits|WideNor0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \tb|unclocked_next_state~7 (
// Equation(s):
// \tb|unclocked_next_state~7_combout  = ( \bits|Equal10~1_combout  & ( \tb|unclocked_next_state [21] & ( (!\bits|WideNor0~1_combout  & \bits|WideNor0~4_combout ) ) ) ) # ( !\bits|Equal10~1_combout  & ( \tb|unclocked_next_state [21] & ( 
// (!\hazard_button~input_o ) # ((!\bits|WideNor0~1_combout  & \bits|WideNor0~4_combout )) ) ) ) # ( \bits|Equal10~1_combout  & ( !\tb|unclocked_next_state [21] & ( (!\bits|WideNor0~1_combout  & (\bits|WideNor0~4_combout  & \bits|Equal3~1_combout )) ) ) ) # 
// ( !\bits|Equal10~1_combout  & ( !\tb|unclocked_next_state [21] & ( (!\hazard_button~input_o ) # ((!\bits|WideNor0~1_combout  & (\bits|WideNor0~4_combout  & \bits|Equal3~1_combout ))) ) ) )

	.dataa(!\bits|WideNor0~1_combout ),
	.datab(!\bits|WideNor0~4_combout ),
	.datac(!\hazard_button~input_o ),
	.datad(!\bits|Equal3~1_combout ),
	.datae(!\bits|Equal10~1_combout ),
	.dataf(!\tb|unclocked_next_state [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~7 .extended_lut = "off";
defparam \tb|unclocked_next_state~7 .lut_mask = 64'hF0F20022F2F22222;
defparam \tb|unclocked_next_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \tb|unclocked_next_state[21] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state~7_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[21] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N41
dffeas \tb|ff|q[21] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [21]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[21] .is_wysiwyg = "true";
defparam \tb|ff|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \bits|Equal1~1 (
// Equation(s):
// \bits|Equal1~1_combout  = ( !\tb|ff|q [21] & ( (!\tb|ff|q [19] & !\tb|ff|q [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|ff|q [19]),
	.datad(!\tb|ff|q [16]),
	.datae(gnd),
	.dataf(!\tb|ff|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal1~1 .extended_lut = "off";
defparam \bits|Equal1~1 .lut_mask = 64'hF000F00000000000;
defparam \bits|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N9
cyclonev_lcell_comb \bits|Equal5~0 (
// Equation(s):
// \bits|Equal5~0_combout  = ( !\tb|ff|q [16] & ( !\tb|ff|q [21] & ( (!\tb|ff|q [13] & (!\tb|ff|q [11] & (!\tb|ff|q [19] & \tb|ff|q [10]))) ) ) )

	.dataa(!\tb|ff|q [13]),
	.datab(!\tb|ff|q [11]),
	.datac(!\tb|ff|q [19]),
	.datad(!\tb|ff|q [10]),
	.datae(!\tb|ff|q [16]),
	.dataf(!\tb|ff|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal5~0 .extended_lut = "off";
defparam \bits|Equal5~0 .lut_mask = 64'h0080000000000000;
defparam \bits|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \bits|Equal7~0 (
// Equation(s):
// \bits|Equal7~0_combout  = ( !\tb|ff|q [0] & ( (!\tb|ff|q [1] & (\tb|ff|q [6] & (\tb|ff|q [3] & \bits|Equal5~0_combout ))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [6]),
	.datac(!\tb|ff|q [3]),
	.datad(!\bits|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\tb|ff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal7~0 .extended_lut = "off";
defparam \bits|Equal7~0 .lut_mask = 64'h0002000200000000;
defparam \bits|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \bits|Equal6~0 (
// Equation(s):
// \bits|Equal6~0_combout  = ( \bits|Equal5~0_combout  & ( (!\tb|ff|q [1] & (!\tb|ff|q [3] & (!\tb|ff|q [0] & \tb|ff|q [6]))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [3]),
	.datac(!\tb|ff|q [0]),
	.datad(!\tb|ff|q [6]),
	.datae(gnd),
	.dataf(!\bits|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal6~0 .extended_lut = "off";
defparam \bits|Equal6~0 .lut_mask = 64'h0000000000800080;
defparam \bits|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \tb|unclocked_next_state~0 (
// Equation(s):
// \tb|unclocked_next_state~0_combout  = ( !\bits|WideNor0~0_combout  & ( !\bits|Equal11~0_combout  & ( (!\bits|Equal5~1_combout  & (!\bits|Equal3~1_combout  & (!\tb|WideOr5~0_combout  & !\bits|Equal6~0_combout ))) ) ) )

	.dataa(!\bits|Equal5~1_combout ),
	.datab(!\bits|Equal3~1_combout ),
	.datac(!\tb|WideOr5~0_combout ),
	.datad(!\bits|Equal6~0_combout ),
	.datae(!\bits|WideNor0~0_combout ),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~0 .extended_lut = "off";
defparam \tb|unclocked_next_state~0 .lut_mask = 64'h8000000000000000;
defparam \tb|unclocked_next_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_lcell_comb \tb|unclocked_next_state~1 (
// Equation(s):
// \tb|unclocked_next_state~1_combout  = ( \tb|unclocked_next_state [0] & ( \bits|WideNor0~2_combout  & ( (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o ) # ((!\bits|Equal7~0_combout  & \tb|unclocked_next_state~0_combout )))) # 
// (\bits|Equal10~1_combout  & (!\bits|Equal7~0_combout  & ((\tb|unclocked_next_state~0_combout )))) ) ) ) # ( !\tb|unclocked_next_state [0] & ( \bits|WideNor0~2_combout  & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( 
// \tb|unclocked_next_state [0] & ( !\bits|WideNor0~2_combout  & ( (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o ) # ((!\bits|Equal7~0_combout  & \tb|unclocked_next_state~0_combout )))) # (\bits|Equal10~1_combout  & (!\bits|Equal7~0_combout  & 
// ((\tb|unclocked_next_state~0_combout )))) ) ) ) # ( !\tb|unclocked_next_state [0] & ( !\bits|WideNor0~2_combout  & ( (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o ) # ((!\bits|Equal7~0_combout  & \tb|unclocked_next_state~0_combout )))) # 
// (\bits|Equal10~1_combout  & (!\bits|Equal7~0_combout  & ((\tb|unclocked_next_state~0_combout )))) ) ) )

	.dataa(!\bits|Equal10~1_combout ),
	.datab(!\bits|Equal7~0_combout ),
	.datac(!\hazard_button~input_o ),
	.datad(!\tb|unclocked_next_state~0_combout ),
	.datae(!\tb|unclocked_next_state [0]),
	.dataf(!\bits|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~1 .extended_lut = "off";
defparam \tb|unclocked_next_state~1 .lut_mask = 64'hA0ECA0ECA0A0A0EC;
defparam \tb|unclocked_next_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \tb|unclocked_next_state[0] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state~1_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[0] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \tb|ff|q[0] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [0]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[0] .is_wysiwyg = "true";
defparam \tb|ff|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \bits|Equal5~1 (
// Equation(s):
// \bits|Equal5~1_combout  = ( \bits|Equal5~0_combout  & ( (!\tb|ff|q [1] & (!\tb|ff|q [3] & (!\tb|ff|q [6] & !\tb|ff|q [0]))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [3]),
	.datac(!\tb|ff|q [6]),
	.datad(!\tb|ff|q [0]),
	.datae(gnd),
	.dataf(!\bits|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal5~1 .extended_lut = "off";
defparam \bits|Equal5~1 .lut_mask = 64'h0000000080008000;
defparam \bits|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N3
cyclonev_lcell_comb \bits|WideNor0~3 (
// Equation(s):
// \bits|WideNor0~3_combout  = ( !\bits|Equal11~0_combout  & ( (!\bits|Equal3~1_combout  & (!\tb|WideOr5~0_combout  & !\bits|WideNor0~0_combout )) ) )

	.dataa(!\bits|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\tb|WideOr5~0_combout ),
	.datad(!\bits|WideNor0~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|WideNor0~3 .extended_lut = "off";
defparam \bits|WideNor0~3 .lut_mask = 64'hA000A00000000000;
defparam \bits|WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \tb|unclocked_next_state~4 (
// Equation(s):
// \tb|unclocked_next_state~4_combout  = ( \bits|WideNor0~3_combout  & ( \tb|unclocked_next_state [3] & ( (!\bits|Equal5~1_combout ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) ) ) ) # ( !\bits|WideNor0~3_combout  & ( \tb|unclocked_next_state 
// [3] & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( \bits|WideNor0~3_combout  & ( !\tb|unclocked_next_state [3] & ( (!\bits|Equal5~1_combout  & (((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) # (\bits|WideNor0~1_combout ))) 
// # (\bits|Equal5~1_combout  & (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o )))) ) ) ) # ( !\bits|WideNor0~3_combout  & ( !\tb|unclocked_next_state [3] & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) )

	.dataa(!\bits|Equal5~1_combout ),
	.datab(!\bits|Equal10~1_combout ),
	.datac(!\bits|WideNor0~1_combout ),
	.datad(!\hazard_button~input_o ),
	.datae(!\bits|WideNor0~3_combout ),
	.dataf(!\tb|unclocked_next_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~4 .extended_lut = "off";
defparam \tb|unclocked_next_state~4 .lut_mask = 64'hCC00CE0ACC00EEAA;
defparam \tb|unclocked_next_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N51
cyclonev_lcell_comb \tb|unclocked_next_state[3]~feeder (
// Equation(s):
// \tb|unclocked_next_state[3]~feeder_combout  = ( \tb|unclocked_next_state~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tb|unclocked_next_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state[3]~feeder .extended_lut = "off";
defparam \tb|unclocked_next_state[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tb|unclocked_next_state[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \tb|unclocked_next_state[3] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[3] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N8
dffeas \tb|ff|q[3] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [3]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[3] .is_wysiwyg = "true";
defparam \tb|ff|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \bits|Equal1~0 (
// Equation(s):
// \bits|Equal1~0_combout  = ( !\tb|ff|q [0] & ( (!\tb|ff|q [1] & (!\tb|ff|q [3] & (!\tb|ff|q [6] & !\tb|ff|q [10]))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [3]),
	.datac(!\tb|ff|q [6]),
	.datad(!\tb|ff|q [10]),
	.datae(gnd),
	.dataf(!\tb|ff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal1~0 .extended_lut = "off";
defparam \bits|Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \bits|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \bits|Equal10~0 (
// Equation(s):
// \bits|Equal10~0_combout  = ( \tb|ff|q [11] & ( \tb|ff|q [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|ff|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tb|ff|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal10~0 .extended_lut = "off";
defparam \bits|Equal10~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \bits|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \bits|Equal1~2 (
// Equation(s):
// \bits|Equal1~2_combout  = ( \bits|Equal1~0_combout  & ( \bits|Equal10~0_combout  & ( \bits|Equal1~1_combout  ) ) )

	.dataa(!\bits|Equal1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bits|Equal1~0_combout ),
	.dataf(!\bits|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal1~2 .extended_lut = "off";
defparam \bits|Equal1~2 .lut_mask = 64'h0000000000005555;
defparam \bits|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N12
cyclonev_lcell_comb \tb|unclocked_next_state~9 (
// Equation(s):
// \tb|unclocked_next_state~9_combout  = ( \bits|WideNor0~2_combout  & ( \tb|unclocked_next_state [19] & ( (!\tb|unclocked_next_state~8_combout  & (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o )))) # (\tb|unclocked_next_state~8_combout  & 
// ((!\bits|Equal1~2_combout ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )))) ) ) ) # ( !\bits|WideNor0~2_combout  & ( \tb|unclocked_next_state [19] & ( (!\tb|unclocked_next_state~8_combout  & (!\bits|Equal10~1_combout  & 
// ((!\hazard_button~input_o )))) # (\tb|unclocked_next_state~8_combout  & ((!\bits|Equal1~2_combout ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )))) ) ) ) # ( \bits|WideNor0~2_combout  & ( !\tb|unclocked_next_state [19] & ( 
// (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( !\bits|WideNor0~2_combout  & ( !\tb|unclocked_next_state [19] & ( (!\tb|unclocked_next_state~8_combout  & (!\bits|Equal10~1_combout  & ((!\hazard_button~input_o )))) # 
// (\tb|unclocked_next_state~8_combout  & ((!\bits|Equal1~2_combout ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )))) ) ) )

	.dataa(!\tb|unclocked_next_state~8_combout ),
	.datab(!\bits|Equal10~1_combout ),
	.datac(!\bits|Equal1~2_combout ),
	.datad(!\hazard_button~input_o ),
	.datae(!\bits|WideNor0~2_combout ),
	.dataf(!\tb|unclocked_next_state [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~9 .extended_lut = "off";
defparam \tb|unclocked_next_state~9 .lut_mask = 64'hDC50CC00DC50DC50;
defparam \tb|unclocked_next_state~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \tb|unclocked_next_state[19]~feeder (
// Equation(s):
// \tb|unclocked_next_state[19]~feeder_combout  = ( \tb|unclocked_next_state~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tb|unclocked_next_state~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state[19]~feeder .extended_lut = "off";
defparam \tb|unclocked_next_state[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tb|unclocked_next_state[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N11
dffeas \tb|unclocked_next_state[19] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[19] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N47
dffeas \tb|ff|q[19] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [19]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[19] .is_wysiwyg = "true";
defparam \tb|ff|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \bits|Equal3~1 (
// Equation(s):
// \bits|Equal3~1_combout  = ( \bits|Equal1~0_combout  & ( (\tb|ff|q [19] & (\bits|Equal10~0_combout  & \bits|Equal3~0_combout )) ) )

	.dataa(gnd),
	.datab(!\tb|ff|q [19]),
	.datac(!\bits|Equal10~0_combout ),
	.datad(!\bits|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal3~1 .extended_lut = "off";
defparam \bits|Equal3~1 .lut_mask = 64'h0000000000030003;
defparam \bits|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \bits|WideNor0~2 (
// Equation(s):
// \bits|WideNor0~2_combout  = ( !\bits|Equal11~0_combout  & ( (!\bits|WideNor0~1_combout  & (!\tb|WideOr5~0_combout  & (!\bits|WideNor0~0_combout  & !\bits|Equal3~1_combout ))) ) )

	.dataa(!\bits|WideNor0~1_combout ),
	.datab(!\tb|WideOr5~0_combout ),
	.datac(!\bits|WideNor0~0_combout ),
	.datad(!\bits|Equal3~1_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|WideNor0~2 .extended_lut = "off";
defparam \bits|WideNor0~2 .lut_mask = 64'h8000800000000000;
defparam \bits|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \tb|unclocked_next_state~5 (
// Equation(s):
// \tb|unclocked_next_state~5_combout  = ( \tb|unclocked_next_state [1] & ( ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) # (\tb|unclocked_next_state~0_combout ) ) ) # ( !\tb|unclocked_next_state [1] & ( (!\bits|Equal10~1_combout  & 
// ((!\hazard_button~input_o ) # ((!\bits|WideNor0~2_combout  & \tb|unclocked_next_state~0_combout )))) # (\bits|Equal10~1_combout  & (((!\bits|WideNor0~2_combout  & \tb|unclocked_next_state~0_combout )))) ) )

	.dataa(!\bits|Equal10~1_combout ),
	.datab(!\hazard_button~input_o ),
	.datac(!\bits|WideNor0~2_combout ),
	.datad(!\tb|unclocked_next_state~0_combout ),
	.datae(gnd),
	.dataf(!\tb|unclocked_next_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~5 .extended_lut = "off";
defparam \tb|unclocked_next_state~5 .lut_mask = 64'h88F888F888FF88FF;
defparam \tb|unclocked_next_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \tb|unclocked_next_state[1] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state~5_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[1] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \tb|ff|q[1] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [1]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[1] .is_wysiwyg = "true";
defparam \tb|ff|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N51
cyclonev_lcell_comb \bits|WideNor0~1 (
// Equation(s):
// \bits|WideNor0~1_combout  = ( \bits|Equal5~0_combout  & ( (!\tb|ff|q [0] & ((!\tb|ff|q [3] & (!\tb|ff|q [1])) # (\tb|ff|q [3] & ((\tb|ff|q [6]))))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [3]),
	.datac(!\tb|ff|q [6]),
	.datad(!\tb|ff|q [0]),
	.datae(gnd),
	.dataf(!\bits|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|WideNor0~1 .extended_lut = "off";
defparam \bits|WideNor0~1 .lut_mask = 64'h000000008B008B00;
defparam \bits|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N21
cyclonev_lcell_comb \tb|unclocked_next_state~12 (
// Equation(s):
// \tb|unclocked_next_state~12_combout  = ( \tb|WideOr5~0_combout  & ( \bits|Equal11~0_combout  & ( (!\left_button~input_o ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) ) ) ) # ( !\tb|WideOr5~0_combout  & ( \bits|Equal11~0_combout  & ( 
// (!\left_button~input_o ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) ) ) ) # ( \tb|WideOr5~0_combout  & ( !\bits|Equal11~0_combout  & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( !\tb|WideOr5~0_combout  & ( 
// !\bits|Equal11~0_combout  & ( (!\bits|WideNor0~1_combout ) # ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) ) ) )

	.dataa(!\left_button~input_o ),
	.datab(!\bits|Equal10~1_combout ),
	.datac(!\hazard_button~input_o ),
	.datad(!\bits|WideNor0~1_combout ),
	.datae(!\tb|WideOr5~0_combout ),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~12 .extended_lut = "off";
defparam \tb|unclocked_next_state~12 .lut_mask = 64'hFFC0C0C0EAEAEAEA;
defparam \tb|unclocked_next_state~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \bits|Equal4~0 (
// Equation(s):
// \bits|Equal4~0_combout  = ( \tb|ff|q [21] & ( (\tb|ff|q [19] & \tb|ff|q [16]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|ff|q [19]),
	.datad(!\tb|ff|q [16]),
	.datae(gnd),
	.dataf(!\tb|ff|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal4~0 .extended_lut = "off";
defparam \bits|Equal4~0 .lut_mask = 64'h00000000000F000F;
defparam \bits|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \tb|always0~0 (
// Equation(s):
// \tb|always0~0_combout  = ( \bits|Equal9~0_combout  & ( (!\hazard_button~input_o  & ((!\bits|Equal4~0_combout ) # ((!\bits|Equal10~0_combout ) # (!\tb|ff|q [10])))) ) ) # ( !\bits|Equal9~0_combout  & ( !\hazard_button~input_o  ) )

	.dataa(!\bits|Equal4~0_combout ),
	.datab(!\hazard_button~input_o ),
	.datac(!\bits|Equal10~0_combout ),
	.datad(!\tb|ff|q [10]),
	.datae(gnd),
	.dataf(!\bits|Equal9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|always0~0 .extended_lut = "off";
defparam \tb|always0~0 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \tb|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \tb|unclocked_next_state~3 (
// Equation(s):
// \tb|unclocked_next_state~3_combout  = ( \bits|WideNor0~0_combout  & ( \bits|Equal11~0_combout  ) ) # ( !\bits|WideNor0~0_combout  & ( \bits|Equal11~0_combout  ) ) # ( \bits|WideNor0~0_combout  & ( !\bits|Equal11~0_combout  ) ) # ( 
// !\bits|WideNor0~0_combout  & ( !\bits|Equal11~0_combout  & ( (((\tb|WideOr5~0_combout ) # (\bits|Equal3~1_combout )) # (\tb|always0~0_combout )) # (\bits|WideNor0~1_combout ) ) ) )

	.dataa(!\bits|WideNor0~1_combout ),
	.datab(!\tb|always0~0_combout ),
	.datac(!\bits|Equal3~1_combout ),
	.datad(!\tb|WideOr5~0_combout ),
	.datae(!\bits|WideNor0~0_combout ),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~3 .extended_lut = "off";
defparam \tb|unclocked_next_state~3 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \tb|unclocked_next_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \tb|unclocked_next_state[11] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state~12_combout ),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tb|unclocked_next_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[11] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N32
dffeas \tb|ff|q[11] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [11]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[11] .is_wysiwyg = "true";
defparam \tb|ff|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \bits|Equal0~0 (
// Equation(s):
// \bits|Equal0~0_combout  = ( !\tb|ff|q [13] & ( (!\tb|ff|q [21] & (!\tb|ff|q [16] & !\tb|ff|q [19])) ) )

	.dataa(gnd),
	.datab(!\tb|ff|q [21]),
	.datac(!\tb|ff|q [16]),
	.datad(!\tb|ff|q [19]),
	.datae(gnd),
	.dataf(!\tb|ff|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal0~0 .extended_lut = "off";
defparam \bits|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \bits|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \bits|Equal11~0 (
// Equation(s):
// \bits|Equal11~0_combout  = ( \bits|Equal0~0_combout  & ( (!\tb|ff|q [11] & \bits|Equal1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\tb|ff|q [11]),
	.datad(!\bits|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal11~0 .extended_lut = "off";
defparam \bits|Equal11~0 .lut_mask = 64'h0000000000F000F0;
defparam \bits|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N3
cyclonev_lcell_comb \tb|unclocked_next_state~11 (
// Equation(s):
// \tb|unclocked_next_state~11_combout  = ( \bits|WideNor0~1_combout  & ( (!\hazard_button~input_o  & !\bits|Equal10~1_combout ) ) ) # ( !\bits|WideNor0~1_combout  & ( (!\hazard_button~input_o  & ((!\bits|Equal10~1_combout ) # ((!\bits|Equal11~0_combout  & 
// !\tb|WideOr5~0_combout )))) # (\hazard_button~input_o  & (((!\bits|Equal11~0_combout  & !\tb|WideOr5~0_combout )))) ) )

	.dataa(!\hazard_button~input_o ),
	.datab(!\bits|Equal10~1_combout ),
	.datac(!\bits|Equal11~0_combout ),
	.datad(!\tb|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\bits|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~11 .extended_lut = "off";
defparam \tb|unclocked_next_state~11 .lut_mask = 64'hF888F88888888888;
defparam \tb|unclocked_next_state~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N5
dffeas \tb|unclocked_next_state[13] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state~11_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tb|unclocked_next_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[13] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \tb|ff|q[13] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [13]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[13] .is_wysiwyg = "true";
defparam \tb|ff|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \bits|WideNor0~0 (
// Equation(s):
// \bits|WideNor0~0_combout  = ( \tb|ff|q [11] & ( \bits|Equal1~0_combout  & ( (!\tb|ff|q [21] & (!\tb|ff|q [19] & ((!\tb|ff|q [16]) # (\tb|ff|q [13])))) ) ) )

	.dataa(!\tb|ff|q [13]),
	.datab(!\tb|ff|q [21]),
	.datac(!\tb|ff|q [19]),
	.datad(!\tb|ff|q [16]),
	.datae(!\tb|ff|q [11]),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|WideNor0~0 .extended_lut = "off";
defparam \bits|WideNor0~0 .lut_mask = 64'h000000000000C040;
defparam \bits|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \tb|unclocked_next_state~2 (
// Equation(s):
// \tb|unclocked_next_state~2_combout  = ( \bits|Equal3~1_combout  & ( \bits|Equal11~0_combout  & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( !\bits|Equal3~1_combout  & ( \bits|Equal11~0_combout  & ( (!\bits|Equal10~1_combout  & 
// !\hazard_button~input_o ) ) ) ) # ( \bits|Equal3~1_combout  & ( !\bits|Equal11~0_combout  & ( (!\bits|Equal10~1_combout  & !\hazard_button~input_o ) ) ) ) # ( !\bits|Equal3~1_combout  & ( !\bits|Equal11~0_combout  & ( (!\bits|Equal10~1_combout  & 
// ((!\hazard_button~input_o ) # ((!\bits|WideNor0~0_combout  & !\tb|WideOr5~0_combout )))) # (\bits|Equal10~1_combout  & (((!\bits|WideNor0~0_combout  & !\tb|WideOr5~0_combout )))) ) ) )

	.dataa(!\bits|Equal10~1_combout ),
	.datab(!\hazard_button~input_o ),
	.datac(!\bits|WideNor0~0_combout ),
	.datad(!\tb|WideOr5~0_combout ),
	.datae(!\bits|Equal3~1_combout ),
	.dataf(!\bits|Equal11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~2 .extended_lut = "off";
defparam \tb|unclocked_next_state~2 .lut_mask = 64'hF888888888888888;
defparam \tb|unclocked_next_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \tb|unclocked_next_state[6] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state~2_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tb|unclocked_next_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[6] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \tb|ff|q[6] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [6]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[6] .is_wysiwyg = "true";
defparam \tb|ff|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \bits|Equal9~0 (
// Equation(s):
// \bits|Equal9~0_combout  = ( \tb|ff|q [0] & ( (\tb|ff|q [6] & (\tb|ff|q [1] & \tb|ff|q [3])) ) )

	.dataa(gnd),
	.datab(!\tb|ff|q [6]),
	.datac(!\tb|ff|q [1]),
	.datad(!\tb|ff|q [3]),
	.datae(gnd),
	.dataf(!\tb|ff|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal9~0 .extended_lut = "off";
defparam \bits|Equal9~0 .lut_mask = 64'h0000000000030003;
defparam \bits|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \bits|Equal10~1 (
// Equation(s):
// \bits|Equal10~1_combout  = ( \bits|Equal4~0_combout  & ( (\bits|Equal9~0_combout  & (\tb|ff|q [10] & \bits|Equal10~0_combout )) ) )

	.dataa(!\bits|Equal9~0_combout ),
	.datab(gnd),
	.datac(!\tb|ff|q [10]),
	.datad(!\bits|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal10~1 .extended_lut = "off";
defparam \bits|Equal10~1 .lut_mask = 64'h0000000000050005;
defparam \bits|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \tb|unclocked_next_state~6 (
// Equation(s):
// \tb|unclocked_next_state~6_combout  = ( \bits|Equal11~0_combout  & ( \bits|WideNor0~3_combout  & ( ((!\hazard_button~input_o  & !\bits|Equal10~1_combout )) # (\left_button~input_o ) ) ) ) # ( !\bits|Equal11~0_combout  & ( \bits|WideNor0~3_combout  ) ) # ( 
// \bits|Equal11~0_combout  & ( !\bits|WideNor0~3_combout  & ( (!\hazard_button~input_o  & ((!\bits|Equal10~1_combout ) # ((!\right_button~input_o  & \left_button~input_o )))) # (\hazard_button~input_o  & (!\right_button~input_o  & (\left_button~input_o ))) 
// ) ) ) # ( !\bits|Equal11~0_combout  & ( !\bits|WideNor0~3_combout  & ( (!\hazard_button~input_o  & !\bits|Equal10~1_combout ) ) ) )

	.dataa(!\hazard_button~input_o ),
	.datab(!\right_button~input_o ),
	.datac(!\left_button~input_o ),
	.datad(!\bits|Equal10~1_combout ),
	.datae(!\bits|Equal11~0_combout ),
	.dataf(!\bits|WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~6 .extended_lut = "off";
defparam \tb|unclocked_next_state~6 .lut_mask = 64'hAA00AE0CFFFFAF0F;
defparam \tb|unclocked_next_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \tb|unclocked_next_state[10] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state~6_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tb|unclocked_next_state~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[10] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N23
dffeas \tb|ff|q[10] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [10]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[10] .is_wysiwyg = "true";
defparam \tb|ff|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \tb|WideOr5~0 (
// Equation(s):
// \tb|WideOr5~0_combout  = ( \bits|Equal1~0_combout  & ( \bits|Equal4~0_combout  & ( ((\bits|Equal5~0_combout  & \bits|Equal9~0_combout )) # (\bits|Equal10~0_combout ) ) ) ) # ( !\bits|Equal1~0_combout  & ( \bits|Equal4~0_combout  & ( 
// (\bits|Equal9~0_combout  & (((\tb|ff|q [10] & \bits|Equal10~0_combout )) # (\bits|Equal5~0_combout ))) ) ) ) # ( \bits|Equal1~0_combout  & ( !\bits|Equal4~0_combout  & ( (\bits|Equal5~0_combout  & \bits|Equal9~0_combout ) ) ) ) # ( !\bits|Equal1~0_combout 
//  & ( !\bits|Equal4~0_combout  & ( (\bits|Equal5~0_combout  & \bits|Equal9~0_combout ) ) ) )

	.dataa(!\tb|ff|q [10]),
	.datab(!\bits|Equal5~0_combout ),
	.datac(!\bits|Equal10~0_combout ),
	.datad(!\bits|Equal9~0_combout ),
	.datae(!\bits|Equal1~0_combout ),
	.dataf(!\bits|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|WideOr5~0 .extended_lut = "off";
defparam \tb|WideOr5~0 .lut_mask = 64'h0033003300370F3F;
defparam \tb|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \tb|unclocked_next_state~8 (
// Equation(s):
// \tb|unclocked_next_state~8_combout  = ( \bits|Equal1~0_combout  & ( (!\tb|WideOr5~0_combout  & (!\bits|Equal0~0_combout  & !\bits|WideNor0~1_combout )) ) ) # ( !\bits|Equal1~0_combout  & ( (!\tb|WideOr5~0_combout  & !\bits|WideNor0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\tb|WideOr5~0_combout ),
	.datac(!\bits|Equal0~0_combout ),
	.datad(!\bits|WideNor0~1_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~8 .extended_lut = "off";
defparam \tb|unclocked_next_state~8 .lut_mask = 64'hCC00CC00C000C000;
defparam \tb|unclocked_next_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \tb|unclocked_next_state~10 (
// Equation(s):
// \tb|unclocked_next_state~10_combout  = ( \bits|WideNor0~2_combout  & ( \tb|unclocked_next_state [16] & ( ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) # (\tb|unclocked_next_state~8_combout ) ) ) ) # ( !\bits|WideNor0~2_combout  & ( 
// \tb|unclocked_next_state [16] & ( ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) # (\tb|unclocked_next_state~8_combout ) ) ) ) # ( \bits|WideNor0~2_combout  & ( !\tb|unclocked_next_state [16] & ( (!\bits|Equal10~1_combout  & 
// !\hazard_button~input_o ) ) ) ) # ( !\bits|WideNor0~2_combout  & ( !\tb|unclocked_next_state [16] & ( ((!\bits|Equal10~1_combout  & !\hazard_button~input_o )) # (\tb|unclocked_next_state~8_combout ) ) ) )

	.dataa(!\tb|unclocked_next_state~8_combout ),
	.datab(!\bits|Equal10~1_combout ),
	.datac(!\hazard_button~input_o ),
	.datad(gnd),
	.datae(!\bits|WideNor0~2_combout ),
	.dataf(!\tb|unclocked_next_state [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state~10 .extended_lut = "off";
defparam \tb|unclocked_next_state~10 .lut_mask = 64'hD5D5C0C0D5D5D5D5;
defparam \tb|unclocked_next_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \tb|unclocked_next_state[16]~feeder (
// Equation(s):
// \tb|unclocked_next_state[16]~feeder_combout  = ( \tb|unclocked_next_state~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tb|unclocked_next_state~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tb|unclocked_next_state[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tb|unclocked_next_state[16]~feeder .extended_lut = "off";
defparam \tb|unclocked_next_state[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tb|unclocked_next_state[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \tb|unclocked_next_state[16] (
	.clk(\clk_50MHz~inputCLKENA0_outclk ),
	.d(\tb|unclocked_next_state[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|unclocked_next_state [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|unclocked_next_state[16] .is_wysiwyg = "true";
defparam \tb|unclocked_next_state[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N5
dffeas \tb|ff|q[16] (
	.clk(\tb|slow_clk~q ),
	.d(gnd),
	.asdata(\tb|unclocked_next_state [16]),
	.clrn(\clear~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tb|ff|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \tb|ff|q[16] .is_wysiwyg = "true";
defparam \tb|ff|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \bits|Equal3~0 (
// Equation(s):
// \bits|Equal3~0_combout  = ( !\tb|ff|q [21] & ( \tb|ff|q [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\tb|ff|q [16]),
	.datae(gnd),
	.dataf(!\tb|ff|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal3~0 .extended_lut = "off";
defparam \bits|Equal3~0 .lut_mask = 64'h00FF00FF00000000;
defparam \bits|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \bits|Selector1~10 (
// Equation(s):
// \bits|Selector1~10_combout  = ( !\tb|ff|q [19] & ( \bits|Equal1~0_combout  & ( (\controller|h_count [7] & (\bits|Equal3~0_combout  & (!\controller|h_count [8] & \bits|Equal10~0_combout ))) ) ) )

	.dataa(!\controller|h_count [7]),
	.datab(!\bits|Equal3~0_combout ),
	.datac(!\controller|h_count [8]),
	.datad(!\bits|Equal10~0_combout ),
	.datae(!\tb|ff|q [19]),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~10 .extended_lut = "off";
defparam \bits|Selector1~10 .lut_mask = 64'h0000000000100000;
defparam \bits|Selector1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N45
cyclonev_lcell_comb \bits|always0~4 (
// Equation(s):
// \bits|always0~4_combout  = ( \controller|h_count [8] & ( \controller|h_count [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [7]),
	.datae(gnd),
	.dataf(!\controller|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~4 .extended_lut = "off";
defparam \bits|always0~4 .lut_mask = 64'h0000000000FF00FF;
defparam \bits|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \bits|always0~8 (
// Equation(s):
// \bits|always0~8_combout  = ( \controller|h_count [5] & ( \controller|h_count [0] & ( (\controller|h_count [4] & \controller|h_count [3]) ) ) ) # ( !\controller|h_count [5] & ( \controller|h_count [0] & ( (!\controller|h_count [4] & (!\controller|h_count 
// [3] & ((!\controller|h_count [2]) # (!\controller|h_count [1])))) ) ) ) # ( \controller|h_count [5] & ( !\controller|h_count [0] & ( (\controller|h_count [4] & (\controller|h_count [3] & ((\controller|h_count [1]) # (\controller|h_count [2])))) ) ) ) # ( 
// !\controller|h_count [5] & ( !\controller|h_count [0] & ( (!\controller|h_count [4] & (!\controller|h_count [3] & ((!\controller|h_count [2]) # (!\controller|h_count [1])))) ) ) )

	.dataa(!\controller|h_count [4]),
	.datab(!\controller|h_count [2]),
	.datac(!\controller|h_count [3]),
	.datad(!\controller|h_count [1]),
	.datae(!\controller|h_count [5]),
	.dataf(!\controller|h_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~8 .extended_lut = "off";
defparam \bits|always0~8 .lut_mask = 64'hA0800105A0800505;
defparam \bits|always0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \bits|Selector1~11 (
// Equation(s):
// \bits|Selector1~11_combout  = ( \controller|h_count [6] & ( \bits|always0~8_combout  & ( (\bits|always0~9_combout  & \bits|Selector1~10_combout ) ) ) ) # ( !\controller|h_count [6] & ( \bits|always0~8_combout  & ( (\bits|always0~9_combout  & 
// \bits|Selector1~10_combout ) ) ) ) # ( \controller|h_count [6] & ( !\bits|always0~8_combout  & ( (\bits|always0~9_combout  & \bits|Selector1~10_combout ) ) ) ) # ( !\controller|h_count [6] & ( !\bits|always0~8_combout  & ( (!\bits|always0~9_combout  & 
// (((\bits|always0~4_combout  & \bits|Equal6~0_combout )))) # (\bits|always0~9_combout  & (((\bits|always0~4_combout  & \bits|Equal6~0_combout )) # (\bits|Selector1~10_combout ))) ) ) )

	.dataa(!\bits|always0~9_combout ),
	.datab(!\bits|Selector1~10_combout ),
	.datac(!\bits|always0~4_combout ),
	.datad(!\bits|Equal6~0_combout ),
	.datae(!\controller|h_count [6]),
	.dataf(!\bits|always0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~11 .extended_lut = "off";
defparam \bits|Selector1~11 .lut_mask = 64'h111F111111111111;
defparam \bits|Selector1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \bits|Selector1~4 (
// Equation(s):
// \bits|Selector1~4_combout  = ( \controller|h_count [7] & ( (!\controller|h_count [8] & \controller|h_count [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|h_count [8]),
	.datad(!\controller|h_count [6]),
	.datae(gnd),
	.dataf(!\controller|h_count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~4 .extended_lut = "off";
defparam \bits|Selector1~4 .lut_mask = 64'h0000000000F000F0;
defparam \bits|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \bits|always0~7 (
// Equation(s):
// \bits|always0~7_combout  = ( \controller|h_count [3] & ( \controller|h_count [4] & ( (\controller|h_count [5] & (((\controller|h_count [0] & \controller|h_count [1])) # (\controller|h_count [2]))) ) ) ) # ( !\controller|h_count [3] & ( 
// !\controller|h_count [4] & ( !\controller|h_count [5] ) ) )

	.dataa(!\controller|h_count [5]),
	.datab(!\controller|h_count [0]),
	.datac(!\controller|h_count [1]),
	.datad(!\controller|h_count [2]),
	.datae(!\controller|h_count [3]),
	.dataf(!\controller|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~7 .extended_lut = "off";
defparam \bits|always0~7 .lut_mask = 64'hAAAA000000000155;
defparam \bits|always0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \bits|Selector1~5 (
// Equation(s):
// \bits|Selector1~5_combout  = ( \bits|Equal1~1_combout  & ( (\bits|Selector1~4_combout  & (!\bits|always0~7_combout  & (\bits|Equal1~0_combout  & \bits|Equal10~0_combout ))) ) )

	.dataa(!\bits|Selector1~4_combout ),
	.datab(!\bits|always0~7_combout ),
	.datac(!\bits|Equal1~0_combout ),
	.datad(!\bits|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~5 .extended_lut = "off";
defparam \bits|Selector1~5 .lut_mask = 64'h0000000000040004;
defparam \bits|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \bits|LessThan5~0 (
// Equation(s):
// \bits|LessThan5~0_combout  = ( !\controller|h_count [2] & ( (!\controller|h_count [0]) # (!\controller|h_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|h_count [0]),
	.datad(!\controller|h_count [1]),
	.datae(gnd),
	.dataf(!\controller|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|LessThan5~0 .extended_lut = "off";
defparam \bits|LessThan5~0 .lut_mask = 64'hFFF0FFF000000000;
defparam \bits|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N33
cyclonev_lcell_comb \bits|always0~3 (
// Equation(s):
// \bits|always0~3_combout  = ( \bits|LessThan5~0_combout  & ( (!\controller|h_count [4] & (((\controller|h_count [6])))) # (\controller|h_count [4] & ((!\controller|h_count [6] & (\controller|h_count [3] & \controller|h_count [5])) # (\controller|h_count 
// [6] & ((!\controller|h_count [5]))))) ) ) # ( !\bits|LessThan5~0_combout  & ( (!\controller|h_count [6] & (\controller|h_count [4] & (\controller|h_count [3] & \controller|h_count [5]))) # (\controller|h_count [6] & ((!\controller|h_count [5]) # 
// ((!\controller|h_count [4] & !\controller|h_count [3])))) ) )

	.dataa(!\controller|h_count [4]),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [6]),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(!\bits|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~3 .extended_lut = "off";
defparam \bits|always0~3 .lut_mask = 64'h0F180F180F1A0F1A;
defparam \bits|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \bits|LessThan1~0 (
// Equation(s):
// \bits|LessThan1~0_combout  = ( \controller|h_count [1] & ( \controller|h_count [2] ) ) # ( !\controller|h_count [1] & ( \controller|h_count [2] & ( \controller|h_count [0] ) ) )

	.dataa(gnd),
	.datab(!\controller|h_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|h_count [1]),
	.dataf(!\controller|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|LessThan1~0 .extended_lut = "off";
defparam \bits|LessThan1~0 .lut_mask = 64'h000000003333FFFF;
defparam \bits|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N21
cyclonev_lcell_comb \bits|always0~5 (
// Equation(s):
// \bits|always0~5_combout  = ( !\controller|h_count [2] & ( !\controller|h_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|h_count [1]),
	.datae(gnd),
	.dataf(!\controller|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~5 .extended_lut = "off";
defparam \bits|always0~5 .lut_mask = 64'hFF00FF0000000000;
defparam \bits|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \bits|always0~6 (
// Equation(s):
// \bits|always0~6_combout  = ( \bits|always0~5_combout  & ( \controller|h_count [4] & ( (!\controller|h_count [5] & ((\controller|h_count [6]))) # (\controller|h_count [5] & (\controller|h_count [3] & !\controller|h_count [6])) ) ) ) # ( 
// !\bits|always0~5_combout  & ( \controller|h_count [4] & ( !\controller|h_count [5] $ (!\controller|h_count [6]) ) ) ) # ( \bits|always0~5_combout  & ( !\controller|h_count [4] & ( (\controller|h_count [6] & ((!\controller|h_count [5]) # 
// ((!\bits|LessThan1~0_combout  & !\controller|h_count [3])))) ) ) ) # ( !\bits|always0~5_combout  & ( !\controller|h_count [4] & ( (\controller|h_count [6] & ((!\controller|h_count [5]) # ((!\bits|LessThan1~0_combout  & !\controller|h_count [3])))) ) ) )

	.dataa(!\controller|h_count [5]),
	.datab(!\bits|LessThan1~0_combout ),
	.datac(!\controller|h_count [3]),
	.datad(!\controller|h_count [6]),
	.datae(!\bits|always0~5_combout ),
	.dataf(!\controller|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~6 .extended_lut = "off";
defparam \bits|always0~6 .lut_mask = 64'h00EA00EA55AA05AA;
defparam \bits|always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N39
cyclonev_lcell_comb \bits|Selector1~2 (
// Equation(s):
// \bits|Selector1~2_combout  = ( !\tb|ff|q [1] & ( \bits|always0~4_combout  & ( (\tb|ff|q [6] & (\bits|Equal5~0_combout  & (\tb|ff|q [3] & !\tb|ff|q [0]))) ) ) )

	.dataa(!\tb|ff|q [6]),
	.datab(!\bits|Equal5~0_combout ),
	.datac(!\tb|ff|q [3]),
	.datad(!\tb|ff|q [0]),
	.datae(!\tb|ff|q [1]),
	.dataf(!\bits|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~2 .extended_lut = "off";
defparam \bits|Selector1~2 .lut_mask = 64'h0000000001000000;
defparam \bits|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \bits|Selector1~3 (
// Equation(s):
// \bits|Selector1~3_combout  = ( \bits|Equal1~0_combout  & ( (!\controller|h_count [8] & (\bits|Equal4~0_combout  & (!\controller|h_count [7] & \bits|Equal10~0_combout ))) ) )

	.dataa(!\controller|h_count [8]),
	.datab(!\bits|Equal4~0_combout ),
	.datac(!\controller|h_count [7]),
	.datad(!\bits|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~3 .extended_lut = "off";
defparam \bits|Selector1~3 .lut_mask = 64'h0000000000200020;
defparam \bits|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \bits|Selector1~7 (
// Equation(s):
// \bits|Selector1~7_combout  = ( \controller|h_count [5] & ( \controller|h_count [8] & ( (\controller|h_count [3] & (\controller|h_count [2] & ((\controller|h_count [1]) # (\controller|h_count [0])))) ) ) ) # ( \controller|h_count [5] & ( 
// !\controller|h_count [8] & ( (!\controller|h_count [1] & !\controller|h_count [2]) ) ) ) # ( !\controller|h_count [5] & ( !\controller|h_count [8] & ( (!\controller|h_count [1] & !\controller|h_count [2]) ) ) )

	.dataa(!\controller|h_count [3]),
	.datab(!\controller|h_count [0]),
	.datac(!\controller|h_count [1]),
	.datad(!\controller|h_count [2]),
	.datae(!\controller|h_count [5]),
	.dataf(!\controller|h_count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~7 .extended_lut = "off";
defparam \bits|Selector1~7 .lut_mask = 64'hF000F00000000015;
defparam \bits|Selector1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \bits|Selector1~6 (
// Equation(s):
// \bits|Selector1~6_combout  = ( \controller|h_count [7] & ( \controller|h_count [4] & ( (!\controller|h_count [8] & (\controller|h_count [3] & (\controller|h_count [6] & \controller|h_count [5]))) ) ) ) # ( !\controller|h_count [7] & ( \controller|h_count 
// [4] & ( (\controller|h_count [8] & (!\controller|h_count [6] & !\controller|h_count [5])) ) ) ) # ( !\controller|h_count [7] & ( !\controller|h_count [4] & ( (\controller|h_count [8] & !\controller|h_count [6]) ) ) )

	.dataa(!\controller|h_count [8]),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [6]),
	.datad(!\controller|h_count [5]),
	.datae(!\controller|h_count [7]),
	.dataf(!\controller|h_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~6 .extended_lut = "off";
defparam \bits|Selector1~6 .lut_mask = 64'h5050000050000002;
defparam \bits|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \bits|Selector1~8 (
// Equation(s):
// \bits|Selector1~8_combout  = ( \bits|Equal1~0_combout  & ( (\bits|Equal0~0_combout  & (!\bits|Selector1~7_combout  & (\bits|Selector1~6_combout  & \tb|ff|q [11]))) ) )

	.dataa(!\bits|Equal0~0_combout ),
	.datab(!\bits|Selector1~7_combout ),
	.datac(!\bits|Selector1~6_combout ),
	.datad(!\tb|ff|q [11]),
	.datae(gnd),
	.dataf(!\bits|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~8 .extended_lut = "off";
defparam \bits|Selector1~8 .lut_mask = 64'h0000000000040004;
defparam \bits|Selector1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \bits|Selector1~9 (
// Equation(s):
// \bits|Selector1~9_combout  = ( \bits|Selector1~3_combout  & ( !\bits|Selector1~8_combout  & ( (!\bits|Selector1~5_combout  & (!\bits|always0~6_combout  & ((!\bits|always0~3_combout ) # (!\bits|Selector1~2_combout )))) ) ) ) # ( !\bits|Selector1~3_combout  
// & ( !\bits|Selector1~8_combout  & ( (!\bits|Selector1~5_combout  & ((!\bits|always0~3_combout ) # (!\bits|Selector1~2_combout ))) ) ) )

	.dataa(!\bits|Selector1~5_combout ),
	.datab(!\bits|always0~3_combout ),
	.datac(!\bits|always0~6_combout ),
	.datad(!\bits|Selector1~2_combout ),
	.datae(!\bits|Selector1~3_combout ),
	.dataf(!\bits|Selector1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~9 .extended_lut = "off";
defparam \bits|Selector1~9 .lut_mask = 64'hAA88A08000000000;
defparam \bits|Selector1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \bits|always0~11 (
// Equation(s):
// \bits|always0~11_combout  = ( \controller|v_count [3] & ( \controller|v_count [0] & ( (!\controller|v_count [7] & \controller|v_count [4]) ) ) ) # ( \controller|v_count [3] & ( !\controller|v_count [0] & ( (!\controller|v_count [7] & (\controller|v_count 
// [4] & ((\controller|v_count [1]) # (\controller|v_count [2])))) ) ) )

	.dataa(!\controller|v_count [7]),
	.datab(!\controller|v_count [4]),
	.datac(!\controller|v_count [2]),
	.datad(!\controller|v_count [1]),
	.datae(!\controller|v_count [3]),
	.dataf(!\controller|v_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~11 .extended_lut = "off";
defparam \bits|always0~11 .lut_mask = 64'h0000022200002222;
defparam \bits|always0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \bits|always0~12 (
// Equation(s):
// \bits|always0~12_combout  = ( \controller|v_count [6] & ( (!\controller|v_count [9] & (!\controller|v_count [8] & ((!\controller|v_count [5]) # (\controller|v_count [7])))) ) ) # ( !\controller|v_count [6] & ( (!\controller|v_count [9] & 
// (!\controller|v_count [5] & !\controller|v_count [7])) ) )

	.dataa(!\controller|v_count [9]),
	.datab(!\controller|v_count [8]),
	.datac(!\controller|v_count [5]),
	.datad(!\controller|v_count [7]),
	.datae(gnd),
	.dataf(!\controller|v_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~12 .extended_lut = "off";
defparam \bits|always0~12 .lut_mask = 64'hA000A00080888088;
defparam \bits|always0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \bits|always0~10 (
// Equation(s):
// \bits|always0~10_combout  = ( \controller|v_count [3] & ( \controller|v_count [7] ) ) # ( !\controller|v_count [3] & ( (\controller|v_count [7] & ((\controller|v_count [5]) # (\controller|v_count [4]))) ) )

	.dataa(gnd),
	.datab(!\controller|v_count [4]),
	.datac(!\controller|v_count [5]),
	.datad(!\controller|v_count [7]),
	.datae(gnd),
	.dataf(!\controller|v_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~10 .extended_lut = "off";
defparam \bits|always0~10 .lut_mask = 64'h003F003F00FF00FF;
defparam \bits|always0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \bits|Selector1~12 (
// Equation(s):
// \bits|Selector1~12_combout  = ( \bits|always0~10_combout  & ( (!\controller|h_count [9] & (!\bits|always0~11_combout  & \bits|always0~12_combout )) ) ) # ( !\bits|always0~10_combout  & ( (!\controller|h_count [9] & (!\bits|always0~11_combout  & 
// (\controller|v_count [8] & \bits|always0~12_combout ))) ) )

	.dataa(!\controller|h_count [9]),
	.datab(!\bits|always0~11_combout ),
	.datac(!\controller|v_count [8]),
	.datad(!\bits|always0~12_combout ),
	.datae(gnd),
	.dataf(!\bits|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~12 .extended_lut = "off";
defparam \bits|Selector1~12 .lut_mask = 64'h0008000800880088;
defparam \bits|Selector1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N45
cyclonev_lcell_comb \bits|LessThan9~0 (
// Equation(s):
// \bits|LessThan9~0_combout  = ( \controller|h_count [2] & ( (\controller|h_count [0] & \controller|h_count [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|h_count [0]),
	.datad(!\controller|h_count [1]),
	.datae(gnd),
	.dataf(!\controller|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|LessThan9~0 .extended_lut = "off";
defparam \bits|LessThan9~0 .lut_mask = 64'h00000000000F000F;
defparam \bits|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \bits|always0~1 (
// Equation(s):
// \bits|always0~1_combout  = ( \controller|h_count [3] & ( \controller|h_count [2] & ( (\controller|h_count [6] & (!\controller|h_count [7] & ((\controller|h_count [4]) # (\controller|h_count [5])))) ) ) ) # ( !\controller|h_count [3] & ( 
// \controller|h_count [2] & ( (\controller|h_count [6] & (!\controller|h_count [7] & ((\controller|h_count [4]) # (\controller|h_count [5])))) ) ) ) # ( \controller|h_count [3] & ( !\controller|h_count [2] & ( (\controller|h_count [6] & 
// (!\controller|h_count [7] & ((\controller|h_count [4]) # (\controller|h_count [5])))) ) ) ) # ( !\controller|h_count [3] & ( !\controller|h_count [2] & ( (\controller|h_count [5] & (\controller|h_count [6] & !\controller|h_count [7])) ) ) )

	.dataa(!\controller|h_count [5]),
	.datab(!\controller|h_count [6]),
	.datac(!\controller|h_count [4]),
	.datad(!\controller|h_count [7]),
	.datae(!\controller|h_count [3]),
	.dataf(!\controller|h_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~1 .extended_lut = "off";
defparam \bits|always0~1 .lut_mask = 64'h1100130013001300;
defparam \bits|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \bits|always0~0 (
// Equation(s):
// \bits|always0~0_combout  = ( !\controller|h_count [6] & ( (!\controller|h_count [3] & (\controller|h_count [7] & !\controller|h_count [5])) ) )

	.dataa(gnd),
	.datab(!\controller|h_count [3]),
	.datac(!\controller|h_count [7]),
	.datad(!\controller|h_count [5]),
	.datae(gnd),
	.dataf(!\controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~0 .extended_lut = "off";
defparam \bits|always0~0 .lut_mask = 64'h0C000C0000000000;
defparam \bits|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N9
cyclonev_lcell_comb \bits|Selector1~0 (
// Equation(s):
// \bits|Selector1~0_combout  = ( \bits|always0~1_combout  & ( \bits|always0~0_combout  & ( (\bits|Equal5~1_combout  & \controller|h_count [8]) ) ) ) # ( !\bits|always0~1_combout  & ( \bits|always0~0_combout  & ( (!\bits|LessThan9~0_combout  & 
// (!\controller|h_count [4] & (\bits|Equal5~1_combout  & \controller|h_count [8]))) ) ) ) # ( \bits|always0~1_combout  & ( !\bits|always0~0_combout  & ( (\bits|Equal5~1_combout  & \controller|h_count [8]) ) ) )

	.dataa(!\bits|LessThan9~0_combout ),
	.datab(!\controller|h_count [4]),
	.datac(!\bits|Equal5~1_combout ),
	.datad(!\controller|h_count [8]),
	.datae(!\bits|always0~1_combout ),
	.dataf(!\bits|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~0 .extended_lut = "off";
defparam \bits|Selector1~0 .lut_mask = 64'h0000000F0008000F;
defparam \bits|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \bits|always0~2 (
// Equation(s):
// \bits|always0~2_combout  = ( \controller|h_count [6] & ( \controller|h_count [3] & ( (!\controller|h_count [7] & \controller|h_count [5]) ) ) ) # ( !\controller|h_count [6] & ( \controller|h_count [3] & ( (\controller|h_count [7] & (!\controller|h_count 
// [4] & !\controller|h_count [5])) ) ) ) # ( \controller|h_count [6] & ( !\controller|h_count [3] & ( (!\controller|h_count [7] & (\controller|h_count [5] & ((\controller|h_count [2]) # (\controller|h_count [4])))) ) ) ) # ( !\controller|h_count [6] & ( 
// !\controller|h_count [3] & ( (\controller|h_count [7] & (!\controller|h_count [4] & !\controller|h_count [5])) ) ) )

	.dataa(!\controller|h_count [7]),
	.datab(!\controller|h_count [4]),
	.datac(!\controller|h_count [5]),
	.datad(!\controller|h_count [2]),
	.datae(!\controller|h_count [6]),
	.dataf(!\controller|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~2 .extended_lut = "off";
defparam \bits|always0~2 .lut_mask = 64'h4040020A40400A0A;
defparam \bits|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \bits|Selector1~1 (
// Equation(s):
// \bits|Selector1~1_combout  = ( \bits|LessThan9~0_combout  & ( (!\controller|h_count [8] & (\bits|Equal3~1_combout  & \bits|always0~2_combout )) ) ) # ( !\bits|LessThan9~0_combout  & ( (!\controller|h_count [8] & (\bits|Equal3~1_combout  & 
// ((\bits|always0~0_combout ) # (\bits|always0~2_combout )))) ) )

	.dataa(!\controller|h_count [8]),
	.datab(!\bits|Equal3~1_combout ),
	.datac(!\bits|always0~2_combout ),
	.datad(!\bits|always0~0_combout ),
	.datae(gnd),
	.dataf(!\bits|LessThan9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~1 .extended_lut = "off";
defparam \bits|Selector1~1 .lut_mask = 64'h0222022202020202;
defparam \bits|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \bits|Selector1~16 (
// Equation(s):
// \bits|Selector1~16_combout  = ( !\controller|h_count [7] & ( (\bits|Equal9~0_combout  & (!\controller|h_count [8] & (\controller|h_count [9] & \bits|Equal5~0_combout ))) ) )

	.dataa(!\bits|Equal9~0_combout ),
	.datab(!\controller|h_count [8]),
	.datac(!\controller|h_count [9]),
	.datad(!\bits|Equal5~0_combout ),
	.datae(!\controller|h_count [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~16 .extended_lut = "off";
defparam \bits|Selector1~16 .lut_mask = 64'h0004000000040000;
defparam \bits|Selector1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N51
cyclonev_lcell_comb \bits|always0~14 (
// Equation(s):
// \bits|always0~14_combout  = ( \bits|always0~10_combout  & ( (!\bits|always0~11_combout  & \bits|always0~12_combout ) ) ) # ( !\bits|always0~10_combout  & ( (\controller|v_count [8] & (!\bits|always0~11_combout  & \bits|always0~12_combout )) ) )

	.dataa(gnd),
	.datab(!\controller|v_count [8]),
	.datac(!\bits|always0~11_combout ),
	.datad(!\bits|always0~12_combout ),
	.datae(gnd),
	.dataf(!\bits|always0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~14 .extended_lut = "off";
defparam \bits|always0~14 .lut_mask = 64'h0030003000F000F0;
defparam \bits|always0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \bits|Selector1~13 (
// Equation(s):
// \bits|Selector1~13_combout  = ( \controller|h_count [5] & ( \controller|h_count [6] & ( (\controller|h_count [7] & (\controller|h_count [8] & !\controller|h_count [9])) ) ) )

	.dataa(!\controller|h_count [7]),
	.datab(gnd),
	.datac(!\controller|h_count [8]),
	.datad(!\controller|h_count [9]),
	.datae(!\controller|h_count [5]),
	.dataf(!\controller|h_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~13 .extended_lut = "off";
defparam \bits|Selector1~13 .lut_mask = 64'h0000000000000500;
defparam \bits|Selector1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \bits|Selector1~14 (
// Equation(s):
// \bits|Selector1~14_combout  = ( !\controller|h_count [7] & ( \controller|h_count [9] & ( (!\controller|h_count [8] & (!\controller|h_count [5] & !\controller|h_count [6])) ) ) )

	.dataa(gnd),
	.datab(!\controller|h_count [8]),
	.datac(!\controller|h_count [5]),
	.datad(!\controller|h_count [6]),
	.datae(!\controller|h_count [7]),
	.dataf(!\controller|h_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~14 .extended_lut = "off";
defparam \bits|Selector1~14 .lut_mask = 64'h00000000C0000000;
defparam \bits|Selector1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \bits|Selector1~15 (
// Equation(s):
// \bits|Selector1~15_combout  = ( \bits|Selector1~14_combout  & ( \bits|LessThan1~0_combout  & ( (\controller|h_count [3] & (\controller|h_count [4] & !\bits|Selector1~13_combout )) ) ) ) # ( !\bits|Selector1~14_combout  & ( \bits|LessThan1~0_combout  & ( 
// (!\bits|Selector1~13_combout ) # ((!\controller|h_count [4] & ((!\controller|h_count [3]) # (\bits|always0~5_combout )))) ) ) ) # ( !\bits|Selector1~14_combout  & ( !\bits|LessThan1~0_combout  & ( (!\bits|Selector1~13_combout ) # ((!\controller|h_count 
// [4] & ((!\controller|h_count [3]) # (\bits|always0~5_combout )))) ) ) )

	.dataa(!\controller|h_count [3]),
	.datab(!\controller|h_count [4]),
	.datac(!\bits|always0~5_combout ),
	.datad(!\bits|Selector1~13_combout ),
	.datae(!\bits|Selector1~14_combout ),
	.dataf(!\bits|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~15 .extended_lut = "off";
defparam \bits|Selector1~15 .lut_mask = 64'hFF8C0000FF8C1100;
defparam \bits|Selector1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \bits|always0~13 (
// Equation(s):
// \bits|always0~13_combout  = ( \controller|h_count [4] & ( \controller|h_count [3] & ( (!\controller|h_count [6] & ((\controller|h_count [5]) # (\controller|h_count [2]))) ) ) ) # ( !\controller|h_count [4] & ( \controller|h_count [3] & ( 
// (!\controller|h_count [6] & ((\controller|h_count [5]))) # (\controller|h_count [6] & (!\bits|LessThan9~0_combout  & !\controller|h_count [5])) ) ) ) # ( \controller|h_count [4] & ( !\controller|h_count [3] & ( (!\controller|h_count [6] & 
// \controller|h_count [5]) ) ) ) # ( !\controller|h_count [4] & ( !\controller|h_count [3] & ( !\controller|h_count [6] $ (!\controller|h_count [5]) ) ) )

	.dataa(!\bits|LessThan9~0_combout ),
	.datab(!\controller|h_count [6]),
	.datac(!\controller|h_count [2]),
	.datad(!\controller|h_count [5]),
	.datae(!\controller|h_count [4]),
	.dataf(!\controller|h_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|always0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|always0~13 .extended_lut = "off";
defparam \bits|always0~13 .lut_mask = 64'h33CC00CC22CC0CCC;
defparam \bits|always0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N42
cyclonev_lcell_comb \bits|Equal8~0 (
// Equation(s):
// \bits|Equal8~0_combout  = ( \bits|Equal5~0_combout  & ( (\tb|ff|q [1] & (\tb|ff|q [6] & (\tb|ff|q [3] & !\tb|ff|q [0]))) ) )

	.dataa(!\tb|ff|q [1]),
	.datab(!\tb|ff|q [6]),
	.datac(!\tb|ff|q [3]),
	.datad(!\tb|ff|q [0]),
	.datae(gnd),
	.dataf(!\bits|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Equal8~0 .extended_lut = "off";
defparam \bits|Equal8~0 .lut_mask = 64'h0000000001000100;
defparam \bits|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \bits|Selector1~17 (
// Equation(s):
// \bits|Selector1~17_combout  = ( \bits|always0~13_combout  & ( \bits|Equal8~0_combout  & ( (!\bits|Equal10~1_combout  & ((!\bits|always0~14_combout ) # ((!\bits|Selector1~16_combout  & \bits|Selector1~15_combout )))) ) ) ) # ( !\bits|always0~13_combout  & 
// ( \bits|Equal8~0_combout  & ( (!\bits|Equal10~1_combout  & ((!\bits|always0~14_combout ) # (\bits|Selector1~15_combout ))) ) ) ) # ( \bits|always0~13_combout  & ( !\bits|Equal8~0_combout  & ( (!\bits|Equal10~1_combout  & ((!\bits|Selector1~16_combout ) # 
// (!\bits|always0~14_combout ))) ) ) ) # ( !\bits|always0~13_combout  & ( !\bits|Equal8~0_combout  & ( !\bits|Equal10~1_combout  ) ) )

	.dataa(!\bits|Equal10~1_combout ),
	.datab(!\bits|Selector1~16_combout ),
	.datac(!\bits|always0~14_combout ),
	.datad(!\bits|Selector1~15_combout ),
	.datae(!\bits|always0~13_combout ),
	.dataf(!\bits|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~17 .extended_lut = "off";
defparam \bits|Selector1~17 .lut_mask = 64'hAAAAA8A8A0AAA0A8;
defparam \bits|Selector1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \bits|Selector1~18 (
// Equation(s):
// \bits|Selector1~18_combout  = ( \bits|Selector1~1_combout  & ( \bits|Selector1~17_combout  & ( \bits|Selector1~12_combout  ) ) ) # ( !\bits|Selector1~1_combout  & ( \bits|Selector1~17_combout  & ( (\bits|Selector1~12_combout  & 
// (((!\bits|Selector1~9_combout ) # (\bits|Selector1~0_combout )) # (\bits|Selector1~11_combout ))) ) ) ) # ( \bits|Selector1~1_combout  & ( !\bits|Selector1~17_combout  ) ) # ( !\bits|Selector1~1_combout  & ( !\bits|Selector1~17_combout  ) )

	.dataa(!\bits|Selector1~11_combout ),
	.datab(!\bits|Selector1~9_combout ),
	.datac(!\bits|Selector1~12_combout ),
	.datad(!\bits|Selector1~0_combout ),
	.datae(!\bits|Selector1~1_combout ),
	.dataf(!\bits|Selector1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|Selector1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|Selector1~18 .extended_lut = "off";
defparam \bits|Selector1~18 .lut_mask = 64'hFFFFFFFF0D0F0F0F;
defparam \bits|Selector1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N57
cyclonev_lcell_comb \bits|red_out[0] (
// Equation(s):
// \bits|red_out [0] = ( \bits|WideNor0~2_combout  & ( (\controller|bright~combout  & \bits|red_out [0]) ) ) # ( !\bits|WideNor0~2_combout  & ( (\controller|bright~combout  & \bits|Selector1~18_combout ) ) )

	.dataa(!\controller|bright~combout ),
	.datab(!\bits|Selector1~18_combout ),
	.datac(gnd),
	.datad(!\bits|red_out [0]),
	.datae(gnd),
	.dataf(!\bits|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bits|red_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bits|red_out[0] .extended_lut = "off";
defparam \bits|red_out[0] .lut_mask = 64'h1111111100550055;
defparam \bits|red_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
