|MikroP
CLK_H_HW => RAMDisp:RAMeDISP.clk_h
RST_HW => RAMDisp:RAMeDISP.rst
RST_HW => CONT[0].ACLR
RST_HW => CONT[1].ACLR
RST_HW => CONT[2].ACLR
RST_HW => CONT[3].ACLR
RST_HW => CONT[4].ACLR
RST_HW => CONT[5].ACLR
RST_HW => CONT[6].ACLR
RST_HW => CONT[7].ACLR
KEY1_HW => ~NO_FANOUT~
SWITCH_HW[0] => ula:ulaula.in_A[0]
SWITCH_HW[1] => ula:ulaula.in_A[1]
SWITCH_HW[2] => ula:ulaula.in_A[2]
SWITCH_HW[3] => ula:ulaula.in_A[3]
SWITCH_HW[4] => ula:ulaula.in_A[4]
SWITCH_HW[5] => ula:ulaula.in_A[5]
SWITCH_HW[6] => ula:ulaula.in_A[6]
SWITCH_HW[7] => ula:ulaula.in_A[7]
SWITCH_HW[8] => RAMDisp:RAMeDISP.turbo
SWITCH_HW[9] => RAMDisp:RAMeDISP.halt
LED_HW[0] << ula:ulaula.out_ULA[0]
LED_HW[1] << ula:ulaula.out_ULA[1]
LED_HW[2] << ula:ulaula.out_ULA[2]
LED_HW[3] << ula:ulaula.out_ULA[3]
LED_HW[4] << ula:ulaula.out_ULA[4]
LED_HW[5] << ula:ulaula.out_ULA[5]
LED_HW[6] << ula:ulaula.out_ULA[6]
LED_HW[7] << ula:ulaula.out_ULA[7]
LED_HW[8] << ula:ulaula.mq
LED_HW[9] << ula:ulaula.zero
HEX0_HW[0] << RAMDisp:RAMeDISP.HEX0[0]
HEX0_HW[1] << RAMDisp:RAMeDISP.HEX0[1]
HEX0_HW[2] << RAMDisp:RAMeDISP.HEX0[2]
HEX0_HW[3] << RAMDisp:RAMeDISP.HEX0[3]
HEX0_HW[4] << RAMDisp:RAMeDISP.HEX0[4]
HEX0_HW[5] << RAMDisp:RAMeDISP.HEX0[5]
HEX0_HW[6] << RAMDisp:RAMeDISP.HEX0[6]
HEX1_HW[0] << RAMDisp:RAMeDISP.HEX1[0]
HEX1_HW[1] << RAMDisp:RAMeDISP.HEX1[1]
HEX1_HW[2] << RAMDisp:RAMeDISP.HEX1[2]
HEX1_HW[3] << RAMDisp:RAMeDISP.HEX1[3]
HEX1_HW[4] << RAMDisp:RAMeDISP.HEX1[4]
HEX1_HW[5] << RAMDisp:RAMeDISP.HEX1[5]
HEX1_HW[6] << RAMDisp:RAMeDISP.HEX1[6]
HEX2_HW[0] << RAMDisp:RAMeDISP.HEX2[0]
HEX2_HW[1] << RAMDisp:RAMeDISP.HEX2[1]
HEX2_HW[2] << RAMDisp:RAMeDISP.HEX2[2]
HEX2_HW[3] << RAMDisp:RAMeDISP.HEX2[3]
HEX2_HW[4] << RAMDisp:RAMeDISP.HEX2[4]
HEX2_HW[5] << RAMDisp:RAMeDISP.HEX2[5]
HEX2_HW[6] << RAMDisp:RAMeDISP.HEX2[6]
HEX3_HW[0] << RAMDisp:RAMeDISP.HEX3[0]
HEX3_HW[1] << RAMDisp:RAMeDISP.HEX3[1]
HEX3_HW[2] << RAMDisp:RAMeDISP.HEX3[2]
HEX3_HW[3] << RAMDisp:RAMeDISP.HEX3[3]
HEX3_HW[4] << RAMDisp:RAMeDISP.HEX3[4]
HEX3_HW[5] << RAMDisp:RAMeDISP.HEX3[5]
HEX3_HW[6] << RAMDisp:RAMeDISP.HEX3[6]
HEX4_HW[0] << RAMDisp:RAMeDISP.HEX4[0]
HEX4_HW[1] << RAMDisp:RAMeDISP.HEX4[1]
HEX4_HW[2] << RAMDisp:RAMeDISP.HEX4[2]
HEX4_HW[3] << RAMDisp:RAMeDISP.HEX4[3]
HEX4_HW[4] << RAMDisp:RAMeDISP.HEX4[4]
HEX4_HW[5] << RAMDisp:RAMeDISP.HEX4[5]
HEX4_HW[6] << RAMDisp:RAMeDISP.HEX4[6]
HEX5_HW[0] << RAMDisp:RAMeDISP.HEX5[0]
HEX5_HW[1] << RAMDisp:RAMeDISP.HEX5[1]
HEX5_HW[2] << RAMDisp:RAMeDISP.HEX5[2]
HEX5_HW[3] << RAMDisp:RAMeDISP.HEX5[3]
HEX5_HW[4] << RAMDisp:RAMeDISP.HEX5[4]
HEX5_HW[5] << RAMDisp:RAMeDISP.HEX5[5]
HEX5_HW[6] << RAMDisp:RAMeDISP.HEX5[6]


|MikroP|ramDisp:RAMeDISP
clk => conteudo_ram~23.CLK
clk => conteudo_ram~0.CLK
clk => conteudo_ram~1.CLK
clk => conteudo_ram~2.CLK
clk => conteudo_ram~3.CLK
clk => conteudo_ram~4.CLK
clk => conteudo_ram~5.CLK
clk => conteudo_ram~6.CLK
clk => conteudo_ram~7.CLK
clk => conteudo_ram~8.CLK
clk => conteudo_ram~9.CLK
clk => conteudo_ram~10.CLK
clk => conteudo_ram~11.CLK
clk => conteudo_ram~12.CLK
clk => conteudo_ram~13.CLK
clk => conteudo_ram~14.CLK
clk => conteudo_ram~15.CLK
clk => conteudo_ram~16.CLK
clk => conteudo_ram~17.CLK
clk => conteudo_ram~18.CLK
clk => conteudo_ram~19.CLK
clk => conteudo_ram~20.CLK
clk => conteudo_ram~21.CLK
clk => conteudo_ram~22.CLK
clk => conteudo_reg[0].CLK
clk => conteudo_reg[1].CLK
clk => conteudo_reg[2].CLK
clk => conteudo_reg[3].CLK
clk => conteudo_reg[4].CLK
clk => conteudo_reg[5].CLK
clk => conteudo_reg[6].CLK
clk => conteudo_reg[7].CLK
clk => conteudo_ram.CLK0
endereco[0] => Equal0.IN13
endereco[0] => conteudo_ram~6.DATAIN
endereco[0] => conteudo_ram.WADDR
endereco[0] => conteudo_ram.RADDR
endereco[1] => Equal0.IN12
endereco[1] => conteudo_ram~5.DATAIN
endereco[1] => conteudo_ram.WADDR1
endereco[1] => conteudo_ram.RADDR1
endereco[2] => Equal0.IN11
endereco[2] => conteudo_ram~4.DATAIN
endereco[2] => conteudo_ram.WADDR2
endereco[2] => conteudo_ram.RADDR2
endereco[3] => Equal0.IN10
endereco[3] => conteudo_ram~3.DATAIN
endereco[3] => conteudo_ram.WADDR3
endereco[3] => conteudo_ram.RADDR3
endereco[4] => Equal0.IN9
endereco[4] => conteudo_ram~2.DATAIN
endereco[4] => conteudo_ram.WADDR4
endereco[4] => conteudo_ram.RADDR4
endereco[5] => Equal0.IN8
endereco[5] => conteudo_ram~1.DATAIN
endereco[5] => conteudo_ram.WADDR5
endereco[5] => conteudo_ram.RADDR5
endereco[6] => Equal0.IN7
endereco[6] => conteudo_ram~0.DATAIN
endereco[6] => conteudo_ram.WADDR6
endereco[6] => conteudo_ram.RADDR6
endereco[7] => ~NO_FANOUT~
endereco[8] => ~NO_FANOUT~
endereco[9] => ~NO_FANOUT~
endereco[10] => ~NO_FANOUT~
endereco[11] => ~NO_FANOUT~
endereco[12] => ~NO_FANOUT~
endereco[13] => ~NO_FANOUT~
endereco[14] => ~NO_FANOUT~
endereco[15] => ~NO_FANOUT~
wr_en => conteudo_ram.OUTPUTSELECT
wr_en => conteudo_reg[0].ENA
wr_en => conteudo_reg[1].ENA
wr_en => conteudo_reg[2].ENA
wr_en => conteudo_reg[3].ENA
wr_en => conteudo_reg[4].ENA
wr_en => conteudo_reg[5].ENA
wr_en => conteudo_reg[6].ENA
wr_en => conteudo_reg[7].ENA
dado_in[0] => conteudo_reg.DATAB
dado_in[0] => conteudo_ram~22.DATAIN
dado_in[0] => conteudo_ram.DATAIN
dado_in[1] => conteudo_reg.DATAB
dado_in[1] => conteudo_ram~21.DATAIN
dado_in[1] => conteudo_ram.DATAIN1
dado_in[2] => conteudo_reg.DATAB
dado_in[2] => conteudo_ram~20.DATAIN
dado_in[2] => conteudo_ram.DATAIN2
dado_in[3] => conteudo_reg.DATAB
dado_in[3] => conteudo_ram~19.DATAIN
dado_in[3] => conteudo_ram.DATAIN3
dado_in[4] => conteudo_reg.DATAB
dado_in[4] => conteudo_ram~18.DATAIN
dado_in[4] => conteudo_ram.DATAIN4
dado_in[5] => conteudo_reg.DATAB
dado_in[5] => conteudo_ram~17.DATAIN
dado_in[5] => conteudo_ram.DATAIN5
dado_in[6] => conteudo_reg.DATAB
dado_in[6] => conteudo_ram~16.DATAIN
dado_in[6] => conteudo_ram.DATAIN6
dado_in[7] => conteudo_reg.DATAB
dado_in[7] => conteudo_ram~15.DATAIN
dado_in[7] => conteudo_ram.DATAIN7
dado_in[8] => conteudo_ram~14.DATAIN
dado_in[8] => conteudo_ram.DATAIN8
dado_in[9] => conteudo_ram~13.DATAIN
dado_in[9] => conteudo_ram.DATAIN9
dado_in[10] => conteudo_ram~12.DATAIN
dado_in[10] => conteudo_ram.DATAIN10
dado_in[11] => conteudo_ram~11.DATAIN
dado_in[11] => conteudo_ram.DATAIN11
dado_in[12] => conteudo_ram~10.DATAIN
dado_in[12] => conteudo_ram.DATAIN12
dado_in[13] => conteudo_ram~9.DATAIN
dado_in[13] => conteudo_ram.DATAIN13
dado_in[14] => conteudo_ram~8.DATAIN
dado_in[14] => conteudo_ram.DATAIN14
dado_in[15] => conteudo_ram~7.DATAIN
dado_in[15] => conteudo_ram.DATAIN15
dado_out[0] <= conteudo_ram.DATAOUT
dado_out[1] <= conteudo_ram.DATAOUT1
dado_out[2] <= conteudo_ram.DATAOUT2
dado_out[3] <= conteudo_ram.DATAOUT3
dado_out[4] <= conteudo_ram.DATAOUT4
dado_out[5] <= conteudo_ram.DATAOUT5
dado_out[6] <= conteudo_ram.DATAOUT6
dado_out[7] <= conteudo_ram.DATAOUT7
dado_out[8] <= conteudo_ram.DATAOUT8
dado_out[9] <= conteudo_ram.DATAOUT9
dado_out[10] <= conteudo_ram.DATAOUT10
dado_out[11] <= conteudo_ram.DATAOUT11
dado_out[12] <= conteudo_ram.DATAOUT12
dado_out[13] <= conteudo_ram.DATAOUT13
dado_out[14] <= conteudo_ram.DATAOUT14
dado_out[15] <= conteudo_ram.DATAOUT15
HEX0[0] <= hex_7seg:H0.Display[0]
HEX0[1] <= hex_7seg:H0.Display[1]
HEX0[2] <= hex_7seg:H0.Display[2]
HEX0[3] <= hex_7seg:H0.Display[3]
HEX0[4] <= hex_7seg:H0.Display[4]
HEX0[5] <= hex_7seg:H0.Display[5]
HEX0[6] <= hex_7seg:H0.Display[6]
HEX1[0] <= hex_7seg:H1.Display[0]
HEX1[1] <= hex_7seg:H1.Display[1]
HEX1[2] <= hex_7seg:H1.Display[2]
HEX1[3] <= hex_7seg:H1.Display[3]
HEX1[4] <= hex_7seg:H1.Display[4]
HEX1[5] <= hex_7seg:H1.Display[5]
HEX1[6] <= hex_7seg:H1.Display[6]
HEX2[0] <= <VCC>
HEX2[1] <= <VCC>
HEX2[2] <= <VCC>
HEX2[3] <= <VCC>
HEX2[4] <= <VCC>
HEX2[5] <= <VCC>
HEX2[6] <= <VCC>
HEX3[0] <= <VCC>
HEX3[1] <= <VCC>
HEX3[2] <= <VCC>
HEX3[3] <= <VCC>
HEX3[4] <= <VCC>
HEX3[5] <= <VCC>
HEX3[6] <= <VCC>
HEX4[0] <= hex_7seg:H3.Display[0]
HEX4[1] <= hex_7seg:H3.Display[1]
HEX4[2] <= hex_7seg:H3.Display[2]
HEX4[3] <= hex_7seg:H3.Display[3]
HEX4[4] <= hex_7seg:H3.Display[4]
HEX4[5] <= hex_7seg:H3.Display[5]
HEX4[6] <= hex_7seg:H3.Display[6]
HEX5[0] <= hex_7seg:H4.Display[0]
HEX5[1] <= hex_7seg:H4.Display[1]
HEX5[2] <= hex_7seg:H4.Display[2]
HEX5[3] <= hex_7seg:H4.Display[3]
HEX5[4] <= hex_7seg:H4.Display[4]
HEX5[5] <= hex_7seg:H4.Display[5]
HEX5[6] <= hex_7seg:H4.Display[6]
halt => contador[0].ENA
halt => clk_div~reg0.ENA
halt => contador[26].ENA
halt => contador[25].ENA
halt => contador[24].ENA
halt => contador[23].ENA
halt => contador[22].ENA
halt => contador[21].ENA
halt => contador[20].ENA
halt => contador[19].ENA
halt => contador[18].ENA
halt => contador[17].ENA
halt => contador[16].ENA
halt => contador[15].ENA
halt => contador[14].ENA
halt => contador[13].ENA
halt => contador[12].ENA
halt => contador[11].ENA
halt => contador[10].ENA
halt => contador[9].ENA
halt => contador[8].ENA
halt => contador[7].ENA
halt => contador[6].ENA
halt => contador[5].ENA
halt => contador[4].ENA
halt => contador[3].ENA
halt => contador[2].ENA
halt => contador[1].ENA
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
turbo => contador.OUTPUTSELECT
clk_h => contador[0].CLK
clk_h => contador[1].CLK
clk_h => contador[2].CLK
clk_h => contador[3].CLK
clk_h => contador[4].CLK
clk_h => contador[5].CLK
clk_h => contador[6].CLK
clk_h => contador[7].CLK
clk_h => contador[8].CLK
clk_h => contador[9].CLK
clk_h => contador[10].CLK
clk_h => contador[11].CLK
clk_h => contador[12].CLK
clk_h => contador[13].CLK
clk_h => contador[14].CLK
clk_h => contador[15].CLK
clk_h => contador[16].CLK
clk_h => contador[17].CLK
clk_h => contador[18].CLK
clk_h => contador[19].CLK
clk_h => contador[20].CLK
clk_h => contador[21].CLK
clk_h => contador[22].CLK
clk_h => contador[23].CLK
clk_h => contador[24].CLK
clk_h => contador[25].CLK
clk_h => contador[26].CLK
clk_h => clk_div~reg0.CLK
clk_div <= clk_div~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => contador[0].ACLR
rst => contador[1].ACLR
rst => contador[2].ACLR
rst => contador[3].ACLR
rst => contador[4].ACLR
rst => contador[5].ACLR
rst => contador[6].ACLR
rst => contador[7].ACLR
rst => contador[8].ACLR
rst => contador[9].ACLR
rst => contador[10].ACLR
rst => contador[11].ACLR
rst => contador[12].ACLR
rst => contador[13].ACLR
rst => contador[14].ACLR
rst => contador[15].ACLR
rst => contador[16].ACLR
rst => contador[17].ACLR
rst => contador[18].ACLR
rst => contador[19].ACLR
rst => contador[20].ACLR
rst => contador[21].ACLR
rst => contador[22].ACLR
rst => contador[23].ACLR
rst => contador[24].ACLR
rst => contador[25].ACLR
rst => contador[26].ACLR
rst => clk_div~reg0.ACLR


|MikroP|ramDisp:RAMeDISP|hex_7seg:H0
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H1
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H3
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ramDisp:RAMeDISP|hex_7seg:H4
Digit[0] => Equal0.IN7
Digit[0] => Equal1.IN7
Digit[0] => Equal2.IN7
Digit[0] => Equal3.IN7
Digit[0] => Equal4.IN7
Digit[0] => Equal5.IN7
Digit[0] => Equal6.IN7
Digit[0] => Equal7.IN7
Digit[0] => Equal8.IN7
Digit[0] => Equal9.IN7
Digit[0] => Equal10.IN7
Digit[0] => Equal11.IN7
Digit[0] => Equal12.IN7
Digit[0] => Equal13.IN7
Digit[0] => Equal14.IN7
Digit[0] => Equal15.IN7
Digit[1] => Equal0.IN6
Digit[1] => Equal1.IN6
Digit[1] => Equal2.IN6
Digit[1] => Equal3.IN6
Digit[1] => Equal4.IN6
Digit[1] => Equal5.IN6
Digit[1] => Equal6.IN6
Digit[1] => Equal7.IN6
Digit[1] => Equal8.IN6
Digit[1] => Equal9.IN6
Digit[1] => Equal10.IN6
Digit[1] => Equal11.IN6
Digit[1] => Equal12.IN6
Digit[1] => Equal13.IN6
Digit[1] => Equal14.IN6
Digit[1] => Equal15.IN6
Digit[2] => Equal0.IN5
Digit[2] => Equal1.IN5
Digit[2] => Equal2.IN5
Digit[2] => Equal3.IN5
Digit[2] => Equal4.IN5
Digit[2] => Equal5.IN5
Digit[2] => Equal6.IN5
Digit[2] => Equal7.IN5
Digit[2] => Equal8.IN5
Digit[2] => Equal9.IN5
Digit[2] => Equal10.IN5
Digit[2] => Equal11.IN5
Digit[2] => Equal12.IN5
Digit[2] => Equal13.IN5
Digit[2] => Equal14.IN5
Digit[2] => Equal15.IN5
Digit[3] => Equal0.IN4
Digit[3] => Equal1.IN4
Digit[3] => Equal2.IN4
Digit[3] => Equal3.IN4
Digit[3] => Equal4.IN4
Digit[3] => Equal5.IN4
Digit[3] => Equal6.IN4
Digit[3] => Equal7.IN4
Digit[3] => Equal8.IN4
Digit[3] => Equal9.IN4
Digit[3] => Equal10.IN4
Digit[3] => Equal11.IN4
Digit[3] => Equal12.IN4
Digit[3] => Equal13.IN4
Digit[3] => Equal14.IN4
Digit[3] => Equal15.IN4
Display[0] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[1] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[2] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[3] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[4] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[5] <= Display.DB_MAX_OUTPUT_PORT_TYPE
Display[6] <= Display.DB_MAX_OUTPUT_PORT_TYPE


|MikroP|ula:ulaula
in_A[0] => Mult0.IN15
in_A[0] => RESULT.IN0
in_A[0] => Mod0.IN15
in_A[0] => Div0.IN15
in_A[0] => Add0.IN16
in_A[0] => LessThan0.IN16
in_A[0] => s_out_ULA.DATAB
in_A[1] => Mult0.IN14
in_A[1] => RESULT.IN0
in_A[1] => Mod0.IN14
in_A[1] => Div0.IN14
in_A[1] => Add0.IN15
in_A[1] => LessThan0.IN15
in_A[1] => s_out_ULA.DATAB
in_A[2] => Mult0.IN13
in_A[2] => RESULT.IN0
in_A[2] => Mod0.IN13
in_A[2] => Div0.IN13
in_A[2] => Add0.IN14
in_A[2] => LessThan0.IN14
in_A[2] => s_out_ULA.DATAB
in_A[3] => Mult0.IN12
in_A[3] => RESULT.IN0
in_A[3] => Mod0.IN12
in_A[3] => Div0.IN12
in_A[3] => Add0.IN13
in_A[3] => LessThan0.IN13
in_A[3] => s_out_ULA.DATAB
in_A[4] => Mult0.IN11
in_A[4] => RESULT.IN0
in_A[4] => Mod0.IN11
in_A[4] => Div0.IN11
in_A[4] => Add0.IN12
in_A[4] => LessThan0.IN12
in_A[4] => s_out_ULA.DATAB
in_A[5] => Mult0.IN10
in_A[5] => RESULT.IN0
in_A[5] => Mod0.IN10
in_A[5] => Div0.IN10
in_A[5] => Add0.IN11
in_A[5] => LessThan0.IN11
in_A[5] => s_out_ULA.DATAB
in_A[6] => Mult0.IN9
in_A[6] => RESULT.IN0
in_A[6] => Mod0.IN9
in_A[6] => Div0.IN9
in_A[6] => Add0.IN10
in_A[6] => LessThan0.IN10
in_A[6] => s_out_ULA.DATAB
in_A[7] => Mult0.IN8
in_A[7] => RESULT.IN0
in_A[7] => Mod0.IN8
in_A[7] => Div0.IN8
in_A[7] => Add0.IN9
in_A[7] => LessThan0.IN9
in_A[7] => s_out_ULA.DATAB
in_A[8] => Mult0.IN7
in_A[8] => RESULT.IN0
in_A[8] => Mod0.IN7
in_A[8] => Div0.IN7
in_A[8] => Add0.IN8
in_A[8] => LessThan0.IN8
in_A[8] => s_out_ULA.DATAB
in_A[9] => Mult0.IN6
in_A[9] => RESULT.IN0
in_A[9] => Mod0.IN6
in_A[9] => Div0.IN6
in_A[9] => Add0.IN7
in_A[9] => LessThan0.IN7
in_A[9] => s_out_ULA.DATAB
in_A[10] => Mult0.IN5
in_A[10] => RESULT.IN0
in_A[10] => Mod0.IN5
in_A[10] => Div0.IN5
in_A[10] => Add0.IN6
in_A[10] => LessThan0.IN6
in_A[10] => s_out_ULA.DATAB
in_A[11] => Mult0.IN4
in_A[11] => RESULT.IN0
in_A[11] => Mod0.IN4
in_A[11] => Div0.IN4
in_A[11] => Add0.IN5
in_A[11] => LessThan0.IN5
in_A[11] => s_out_ULA.DATAB
in_A[12] => Mult0.IN3
in_A[12] => RESULT.IN0
in_A[12] => Mod0.IN3
in_A[12] => Div0.IN3
in_A[12] => Add0.IN4
in_A[12] => LessThan0.IN4
in_A[12] => s_out_ULA.DATAB
in_A[13] => Mult0.IN2
in_A[13] => RESULT.IN0
in_A[13] => Mod0.IN2
in_A[13] => Div0.IN2
in_A[13] => Add0.IN3
in_A[13] => LessThan0.IN3
in_A[13] => s_out_ULA.DATAB
in_A[14] => Mult0.IN1
in_A[14] => RESULT.IN0
in_A[14] => Mod0.IN1
in_A[14] => Div0.IN1
in_A[14] => Add0.IN2
in_A[14] => LessThan0.IN2
in_A[14] => s_out_ULA.DATAB
in_A[15] => Mult0.IN0
in_A[15] => RESULT.IN0
in_A[15] => Mod0.IN0
in_A[15] => Div0.IN0
in_A[15] => Add0.IN1
in_A[15] => LessThan0.IN1
in_A[15] => s_out_ULA.DATAB
in_B[0] => Mult0.IN31
in_B[0] => RESULT.IN1
in_B[0] => Mod0.IN31
in_B[0] => Div0.IN31
in_B[0] => Add0.IN32
in_B[0] => LessThan0.IN32
in_B[1] => Mult0.IN30
in_B[1] => RESULT.IN1
in_B[1] => Mod0.IN30
in_B[1] => Div0.IN30
in_B[1] => Add0.IN31
in_B[1] => LessThan0.IN31
in_B[2] => Mult0.IN29
in_B[2] => RESULT.IN1
in_B[2] => Mod0.IN29
in_B[2] => Div0.IN29
in_B[2] => Add0.IN30
in_B[2] => LessThan0.IN30
in_B[3] => Mult0.IN28
in_B[3] => RESULT.IN1
in_B[3] => Mod0.IN28
in_B[3] => Div0.IN28
in_B[3] => Add0.IN29
in_B[3] => LessThan0.IN29
in_B[4] => Mult0.IN27
in_B[4] => RESULT.IN1
in_B[4] => Mod0.IN27
in_B[4] => Div0.IN27
in_B[4] => Add0.IN28
in_B[4] => LessThan0.IN28
in_B[5] => Mult0.IN26
in_B[5] => RESULT.IN1
in_B[5] => Mod0.IN26
in_B[5] => Div0.IN26
in_B[5] => Add0.IN27
in_B[5] => LessThan0.IN27
in_B[6] => Mult0.IN25
in_B[6] => RESULT.IN1
in_B[6] => Mod0.IN25
in_B[6] => Div0.IN25
in_B[6] => Add0.IN26
in_B[6] => LessThan0.IN26
in_B[7] => Mult0.IN24
in_B[7] => RESULT.IN1
in_B[7] => Mod0.IN24
in_B[7] => Div0.IN24
in_B[7] => Add0.IN25
in_B[7] => LessThan0.IN25
in_B[8] => Mult0.IN23
in_B[8] => RESULT.IN1
in_B[8] => Mod0.IN23
in_B[8] => Div0.IN23
in_B[8] => Add0.IN24
in_B[8] => LessThan0.IN24
in_B[9] => Mult0.IN22
in_B[9] => RESULT.IN1
in_B[9] => Mod0.IN22
in_B[9] => Div0.IN22
in_B[9] => Add0.IN23
in_B[9] => LessThan0.IN23
in_B[10] => Mult0.IN21
in_B[10] => RESULT.IN1
in_B[10] => Mod0.IN21
in_B[10] => Div0.IN21
in_B[10] => Add0.IN22
in_B[10] => LessThan0.IN22
in_B[11] => Mult0.IN20
in_B[11] => RESULT.IN1
in_B[11] => Mod0.IN20
in_B[11] => Div0.IN20
in_B[11] => Add0.IN21
in_B[11] => LessThan0.IN21
in_B[12] => Mult0.IN19
in_B[12] => RESULT.IN1
in_B[12] => Mod0.IN19
in_B[12] => Div0.IN19
in_B[12] => Add0.IN20
in_B[12] => LessThan0.IN20
in_B[13] => Mult0.IN18
in_B[13] => RESULT.IN1
in_B[13] => Mod0.IN18
in_B[13] => Div0.IN18
in_B[13] => Add0.IN19
in_B[13] => LessThan0.IN19
in_B[14] => Mult0.IN17
in_B[14] => RESULT.IN1
in_B[14] => Mod0.IN17
in_B[14] => Div0.IN17
in_B[14] => Add0.IN18
in_B[14] => LessThan0.IN18
in_B[15] => Mult0.IN16
in_B[15] => RESULT.IN1
in_B[15] => Mod0.IN16
in_B[15] => Div0.IN16
in_B[15] => Add0.IN17
in_B[15] => LessThan0.IN17
op[0] => Equal0.IN5
op[0] => Equal1.IN5
op[0] => Equal2.IN5
op[0] => Equal3.IN5
op[0] => Equal4.IN5
op[0] => Equal5.IN5
op[1] => Equal0.IN4
op[1] => Equal1.IN4
op[1] => Equal2.IN4
op[1] => Equal3.IN4
op[1] => Equal4.IN4
op[1] => Equal5.IN4
op[2] => Equal0.IN3
op[2] => Equal1.IN3
op[2] => Equal2.IN3
op[2] => Equal3.IN3
op[2] => Equal4.IN3
op[2] => Equal5.IN3
out_ULA[0] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[1] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[2] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[3] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[4] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[5] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[6] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[7] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[8] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[9] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[10] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[11] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[12] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[13] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[14] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
out_ULA[15] <= s_out_ULA.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
mq <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


