# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab03.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../lab03.srcs/sources_1/new/global_pkg.vhd" \
"../../../../lab03.srcs/sources_1/new/RegisterFile.vhd" \
"../../../../lab03.srcs/sources_1/new/InstructionDecode.vhd" \
"../../../../lab03.srcs/sim_1/new/InstructionDecodeTB.vhd" \

# Do not sort compile order
nosort
