\doxysection{stm32f4xx\+\_\+ll\+\_\+crc.\+h}
\hypertarget{stm32f4xx__ll__crc_8h_source}{}\label{stm32f4xx__ll__crc_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_crc.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_crc.h}}
\mbox{\hyperlink{stm32f4xx__ll__crc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_LL\_CRC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_LL\_CRC\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined(CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00042}00042\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00043}00043\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00045}00045\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00046}00046\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00050}00050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00054}00054\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00055}00055\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00071}00071\ \textcolor{preprocessor}{\#define\ LL\_CRC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ \_\_VALUE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00072}00072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00079}00079\ \textcolor{preprocessor}{\#define\ LL\_CRC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00087}00087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00089}00089\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00097}00097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00107}00107\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_CRC\_ResetCRCCalculationUnit(\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00108}00108\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00109}00109\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(CRCx-\/>\mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\_CR\_RESET}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00110}00110\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00119}00119\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00127}00127\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_CRC\_FeedData32(\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx,\ uint32\_t\ InData)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00128}00128\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00129}00129\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(CRCx-\/>\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ InData);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00130}00130\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00138}00138\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_CRC\_ReadData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00139}00139\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00140}00140\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(CRCx-\/>\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00141}00141\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00150}00150\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_CRC\_Read\_IDR(\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00151}00151\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00152}00152\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(CRCx-\/>\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00153}00153\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00163}00163\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_CRC\_Write\_IDR(\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx,\ uint32\_t\ InData)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00164}00164\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00165}00165\ \ \ *((uint8\_t\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ *)(\&CRCx-\/>\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}}))\ =\ (uint8\_t)\ InData;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00166}00166\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00170}00170\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00171}00171\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00176}00176\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_CRC\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}}\ *CRCx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00181}00181\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00191}00191\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(CRC)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00197}00197\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00198}00198\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00199}00199\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00200}00200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__crc_8h_source_l00201}00201\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_LL\_CRC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
