

================================================================
== Vivado HLS Report for 'montgomery_reduce'
================================================================
* Date:           Fri Dec 11 13:10:38 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ntt_check
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.880|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.88>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind"   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_403 = trunc i64 %a_read to i32" [ntt.cpp:37]   --->   Operation 5 'trunc' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (6.88ns)   --->   "%t = mul i32 -58728449, %tmp_403" [ntt.cpp:37]   --->   Operation 6 'mul' 't' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.88>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%t_1_cast = zext i32 %t to i55" [ntt.cpp:38]   --->   Operation 7 'zext' 't_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (6.88ns)   --->   "%t_1 = mul i55 8380417, %t_1_cast" [ntt.cpp:39]   --->   Operation 8 'mul' 't_1' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%t_2_cast = zext i55 %t_1 to i64" [ntt.cpp:39]   --->   Operation 9 'zext' 't_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (2.99ns)   --->   "%t_2 = add i64 %a_read, %t_2_cast" [ntt.cpp:40]   --->   Operation 10 'add' 't_2' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %t_2, i32 32, i32 63)" [ntt.cpp:42]   --->   Operation 11 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "ret i32 %tmp" [ntt.cpp:42]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read      ) [ 0111]
tmp_403     (trunc     ) [ 0000]
t           (mul       ) [ 0110]
t_1_cast    (zext      ) [ 0000]
t_1         (mul       ) [ 0101]
t_2_cast    (zext      ) [ 0000]
t_2         (add       ) [ 0000]
tmp         (partselect) [ 0000]
StgValue_12 (ret       ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="a_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="64" slack="0"/>
<pin id="16" dir="0" index="1" bw="64" slack="0"/>
<pin id="17" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="tmp_403_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="64" slack="0"/>
<pin id="22" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_403/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="t_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="27" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="t_1_cast_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="1"/>
<pin id="32" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_1_cast/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="t_1_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="24" slack="0"/>
<pin id="35" dir="0" index="1" bw="32" slack="0"/>
<pin id="36" dir="1" index="2" bw="55" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="39" class="1004" name="t_2_cast_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="55" slack="1"/>
<pin id="41" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_2_cast/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="t_2_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="2"/>
<pin id="44" dir="0" index="1" bw="55" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="tmp_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="0" index="1" bw="64" slack="0"/>
<pin id="50" dir="0" index="2" bw="7" slack="0"/>
<pin id="51" dir="0" index="3" bw="7" slack="0"/>
<pin id="52" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="57" class="1005" name="a_read_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="2"/>
<pin id="59" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="62" class="1005" name="t_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="67" class="1005" name="t_1_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="55" slack="1"/>
<pin id="69" dir="1" index="1" bw="55" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="20" pin="1"/><net_sink comp="24" pin=1"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="38"><net_src comp="30" pin="1"/><net_sink comp="33" pin=1"/></net>

<net id="46"><net_src comp="39" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="47" pin=0"/></net>

<net id="54"><net_src comp="42" pin="2"/><net_sink comp="47" pin=1"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="47" pin=2"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="47" pin=3"/></net>

<net id="60"><net_src comp="14" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="65"><net_src comp="24" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="30" pin=0"/></net>

<net id="70"><net_src comp="33" pin="2"/><net_sink comp="67" pin=0"/></net>

<net id="71"><net_src comp="67" pin="1"/><net_sink comp="39" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: montgomery_reduce : a | {1 }
  - Chain level:
	State 1
		t : 1
	State 2
		t_1 : 1
	State 3
		t_2 : 1
		tmp : 2
		StgValue_12 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |     t_2_fu_42     |    0    |    0    |    71   |
|----------|-------------------|---------|---------|---------|
|    mul   |      t_fu_24      |    3    |    0    |    21   |
|          |     t_1_fu_33     |    3    |    0    |    21   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_14 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  |   tmp_403_fu_20   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |   t_1_cast_fu_30  |    0    |    0    |    0    |
|          |   t_2_cast_fu_39  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|     tmp_fu_47     |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    6    |    0    |   113   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|a_read_reg_57|   64   |
|  t_1_reg_67 |   55   |
|   t_reg_62  |   32   |
+-------------+--------+
|    Total    |   151  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   151  |   113  |
+-----------+--------+--------+--------+
