INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:10:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 mulf1/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.067ns  (logic 2.517ns (31.200%)  route 5.550ns (68.800%))
  Logic Levels:           26  (CARRY4=14 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2880, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X25Y48         FDRE                                         r  mulf1/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.490     1.196    mulf1/operator/sticky_c2
    SLICE_X22Y46         LUT6 (Prop_lut6_I4_O)        0.121     1.317 r  mulf1/operator/level5_c1[6]_i_9__0/O
                         net (fo=1, routed)           0.607     1.925    mulf1/operator/level5_c1[6]_i_9__0_n_0
    SLICE_X24Y53         LUT5 (Prop_lut5_I4_O)        0.043     1.968 r  mulf1/operator/level5_c1[6]_i_5__0/O
                         net (fo=1, routed)           0.000     1.968    mulf1/operator/RoundingAdder/S[0]
    SLICE_X24Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.219 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.219    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4__0_n_0
    SLICE_X24Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.268 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.268    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X24Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.317 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     2.317    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_7__0_n_0
    SLICE_X24Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.366 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.366    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X24Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.415 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.415    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X24Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.464 r  mulf1/operator/RoundingAdder/i__carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.464    mulf1/operator/RoundingAdder/i__carry_i_9__0_n_0
    SLICE_X24Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.609 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_20__0/O[3]
                         net (fo=5, routed)           0.505     3.114    mulf1/operator/RoundingAdder/ip_result__0[27]
    SLICE_X26Y61         LUT4 (Prop_lut4_I1_O)        0.120     3.234 f  mulf1/operator/RoundingAdder/level4_c1[9]_i_10/O
                         net (fo=1, routed)           0.094     3.328    mulf1/operator/RoundingAdder/level4_c1[9]_i_10_n_0
    SLICE_X26Y61         LUT5 (Prop_lut5_I4_O)        0.043     3.371 f  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=33, routed)          0.316     3.687    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X27Y61         LUT5 (Prop_lut5_I4_O)        0.050     3.737 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_32__0/O
                         net (fo=4, routed)           0.422     4.159    mulf1/operator/RoundingAdder/ltOp_carry__2_i_32__0_n_0
    SLICE_X27Y61         LUT4 (Prop_lut4_I1_O)        0.126     4.285 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_6/O
                         net (fo=23, routed)          0.549     4.834    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X25Y55         LUT6 (Prop_lut6_I1_O)        0.043     4.877 r  mulf1/operator/RoundingAdder/level5_c1[6]_i_3__0/O
                         net (fo=4, routed)           0.461     5.338    mem_controller3/read_arbiter/data/excExpFracY_c0[4]
    SLICE_X26Y59         LUT6 (Prop_lut6_I4_O)        0.043     5.381 r  mem_controller3/read_arbiter/data/ltOp_carry_i_2__0/O
                         net (fo=1, routed)           0.269     5.650    addf1/operator/DI[2]
    SLICE_X25Y59         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.841 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.841    addf1/operator/ltOp_carry_n_0
    SLICE_X25Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.890 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.890    addf1/operator/ltOp_carry__0_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.939 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.939    addf1/operator/ltOp_carry__1_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.988 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.988    addf1/operator/ltOp_carry__2_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.115 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=88, routed)          0.423     6.538    mem_controller3/read_arbiter/data/CO[0]
    SLICE_X26Y65         LUT6 (Prop_lut6_I0_O)        0.130     6.668 r  mem_controller3/read_arbiter/data/i__carry_i_1/O
                         net (fo=1, routed)           0.339     7.007    addf1/operator/p_1_in[3]
    SLICE_X26Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     7.191 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.191    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.295 r  addf1/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.327     7.622    addf1/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X27Y63         LUT6 (Prop_lut6_I3_O)        0.120     7.742 r  addf1/operator/RightShifterComponent/ps_c1[4]_i_2/O
                         net (fo=5, routed)           0.226     7.968    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X27Y63         LUT3 (Prop_lut3_I0_O)        0.043     8.011 r  mulf1/operator/RoundingAdder/ps_c1[4]_i_1__0/O
                         net (fo=22, routed)          0.304     8.316    mulf1/operator/_inferred__1/i__carry__0[0]
    SLICE_X27Y60         LUT2 (Prop_lut2_I0_O)        0.043     8.359 r  mulf1/operator/RightShifterComponent/level4_c1[15]_i_1/O
                         net (fo=6, routed)           0.217     8.575    addf1/operator/RightShifterComponent/level4_c1_reg[15]_0
    SLICE_X26Y60         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2880, unset)         0.483     9.683    addf1/operator/RightShifterComponent/clk
    SLICE_X26Y60         FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X26Y60         FDRE (Setup_fdre_C_R)       -0.295     9.352    addf1/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  0.777    




