# Project_FIFO
Parameterized Synchronous FIFO (RTL + Verification), instantiated for different use cases without rewriting the logicâ€”critical for IP reuse in ASIC/FPGA projects 
