<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='ata.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: ata
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: May  6, 2015
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System controller
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     ATA (AT attachment) interface core, also known as the IDE (Integrated Drive Electronics) interface.
     <br/>
     The ATA interface provides a simple interface to (low cost) non-volatile memories, like harddisk drives, DVD players, CD(ROM) players/writers and CompactFlash and PC-CARD devices.
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Three cores are available in VHDL and Verilog from OpenCores CVS via cvsweb or via cvsget.
     <br/>
     - ToDo:
     <br/>
     - Write documentation
     <br/>
     - Start development of OCIDEC-4, featuring UltraDMA support
     <br/>
    </p>
   </div>
   <div id="d_Development goals">
    <h2>
     
     
     Development goals
    </h2>
    <p id="p_Development goals">
     The development of a range of software and function backward compatible cores with a growing set of features. Software can detect which version of the core is implemented by reading the Device-ID and Revision-Number from the status register, thus making it possible to use a single device driver to handle all cores. This gives designers/system integraters the ability to trade off complexity/resource usage to available feature set/performance. All cores are designed according to the latest ATA/ATAPI specs.
    </p>
    <p>
     Currently three cores are available:
    </p>
    <p>
     <table border="BORDER" cellspacing="1" cellpadding="4">
      <tr>
       <td valign="TOP">
        <p>
         Device
        </p>
       </td>
       <td valign="TOP">
        <p>
         OCIDEC-1
        </p>
       </td>
      </tr>
      <tr>
       <td valign="TOP">
        <p>
         Features
        </p>
       </td>
       <td valign="TOP">
        <p>
         Smallest core.
         <br/>
         PIO transfer support only.
         <br/>
         Single timing register for all accesses to the connected devices.
        </p>
       </td>
      </tr>
      <tr>
       <td valign="TOP">
        <p>
         Intended use
        </p>
       </td>
       <td valign="TOP">
        <p>
         Single PIO only devices (PC-CARDs, CompactFlash).
         <br/>
         Designs requiring ATA capabilities, without the need for a complex feature set.
        </p>
       </td>
      </tr>
      <tr>
       <td valign="TOP">
        <p>
         Gate usage
        </p>
       </td>
       <td valign="TOP">
        <p>
         Altera ACEX EPF1k100FC484-1 262lcells@111MHz.
        </p>
       </td>
      </tr>
     </table>
    </p>
    <p>
     <br/>
    </p>
    <table border="BORDER" cellspacing="1" cellpadding="4">
     <tr>
      <td valign="TOP">
       <p>
        Device
       </p>
      </td>
      <td valign="TOP">
       <p>
        OCIDEC-2
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Features
       </p>
      </td>
      <td valign="TOP">
       <p>
        Small core.
        <br/>
        PIO transfer support only.
        <br/>
        Common timing register for all compatible accesses to the connected devices.
        <br/>
        Separate timing register per device for fast DataPort accesses.
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Intended use
       </p>
      </td>
      <td valign="TOP">
       <p>
        Dual PIO only devices (PC-CARDs, CompactFlash).
        <br/>
        Designs requiring fast ATA capabilities, without DMA transfers.
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Gate usage
       </p>
      </td>
      <td valign="TOP">
       <p>
        Altera ACEX EPF1k100FC484-1: 439lcells@111MHz.
       </p>
      </td>
     </tr>
    </table>
    <p>
     <br/>
    </p>
    <table border="BORDER" cellspacing="1" cellpadding="4">
     <tr>
      <td valign="TOP">
       <p>
        Device
       </p>
      </td>
      <td valign="TOP">
       <p>
        OCIDEC-3
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Features
       </p>
      </td>
      <td valign="TOP">
       <p>
        PIO, Single-Word DMA and Multi-Word DMA transfer support.
        <br/>
        Common timing register for all PIO compatible accesses to the connected devices.
        <br/>
        Separate timing registers per device for fast PIO DataPort accesses.
        <br/>
        Separate timing registers per device for DMA transfers.
        <br/>
        PIO write access ping-pong.
        <br/>
        WISHBONE Retry cycles for PIO accesses while controller busy.
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Intended use
       </p>
      </td>
      <td valign="TOP">
       <p>
        High speed ATA devices (Hard disks, CDROMs)
        <br/>
        Designs requiring full featured ATA capabilities.
       </p>
      </td>
     </tr>
     <tr>
      <td valign="TOP">
       <p>
        Gate usage
       </p>
      </td>
      <td valign="TOP">
       <p>
        Altera ACEX EPF1k100FC484-1 916lcells@84MHz.
       </p>
      </td>
     </tr>
    </table>
    <p>
     All cores feature a WISHBONE rev.B2 compliant interface, but can be adapted to any other kind of bus.
     <br/>
     See the on-line
     
      documentation
     
     for more information. 
Note: This is a preliminary version. Not an official release.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
