
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9e8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  0800bbc8  0800bbc8  0000cbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf68  0800bf68  0000d19c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bf68  0800bf68  0000cf68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf70  0800bf70  0000d19c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf70  0800bf70  0000cf70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf74  0800bf74  0000cf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  0800bf78  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cd8  2000019c  0800c114  0000d19c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e74  0800c114  0000de74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d19c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015dad  00000000  00000000  0000d1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040b4  00000000  00000000  00022f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001368  00000000  00000000  00027030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e61  00000000  00000000  00028398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b486  00000000  00000000  000291f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ba16  00000000  00000000  0005467f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea637  00000000  00000000  00070095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a6cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000566c  00000000  00000000  0015a710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  0015fd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000019c 	.word	0x2000019c
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800bbb0 	.word	0x0800bbb0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001a0 	.word	0x200001a0
 800021c:	0800bbb0 	.word	0x0800bbb0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
 80005f4:	460b      	mov	r3, r1
 80005f6:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80005f8:	2300      	movs	r3, #0
 80005fa:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 80005fc:	887a      	ldrh	r2, [r7, #2]
 80005fe:	2301      	movs	r3, #1
 8000600:	6879      	ldr	r1, [r7, #4]
 8000602:	4805      	ldr	r0, [pc, #20]	@ (8000618 <sendBytes+0x2c>)
 8000604:	f005 f9e1 	bl	80059ca <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]

  return status;
 800060c:	7bfb      	ldrb	r3, [r7, #15]
}
 800060e:	4618      	mov	r0, r3
 8000610:	3710      	adds	r7, #16
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000284 	.word	0x20000284

0800061c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000628:	2300      	movs	r3, #0
 800062a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800062c:	887a      	ldrh	r2, [r7, #2]
 800062e:	2301      	movs	r3, #1
 8000630:	6879      	ldr	r1, [r7, #4]
 8000632:	4804      	ldr	r0, [pc, #16]	@ (8000644 <readBytes+0x28>)
 8000634:	f005 fb3f 	bl	8005cb6 <HAL_SPI_Receive>

  return status;
 8000638:	7bfb      	ldrb	r3, [r7, #15]
}
 800063a:	4618      	mov	r0, r3
 800063c:	3710      	adds	r7, #16
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	20000284 	.word	0x20000284

08000648 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 8000652:	2381      	movs	r3, #129	@ 0x81
 8000654:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 8000656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800065a:	005b      	lsls	r3, r3, #1
 800065c:	b25b      	sxtb	r3, r3
 800065e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8000662:	b25a      	sxtb	r2, r3
 8000664:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000668:	4313      	orrs	r3, r2
 800066a:	b25b      	sxtb	r3, r3
 800066c:	73fb      	strb	r3, [r7, #15]

  return b;
 800066e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000670:	4618      	mov	r0, r3
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr

0800067c <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 800067c:	b480      	push	{r7}
 800067e:	b085      	sub	sp, #20
 8000680:	af00      	add	r7, sp, #0
 8000682:	4603      	mov	r3, r0
 8000684:	71fb      	strb	r3, [r7, #7]
 8000686:	460b      	mov	r3, r1
 8000688:	71bb      	strb	r3, [r7, #6]
 800068a:	4613      	mov	r3, r2
 800068c:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 800068e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000692:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 8000694:	797b      	ldrb	r3, [r7, #5]
 8000696:	b21b      	sxth	r3, r3
 8000698:	03db      	lsls	r3, r3, #15
 800069a:	b21a      	sxth	r2, r3
 800069c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	b21b      	sxth	r3, r3
 80006a4:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	025b      	lsls	r3, r3, #9
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006b2:	b21a      	sxth	r2, r3
 80006b4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	b21b      	sxth	r3, r3
 80006bc:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80006be:	79bb      	ldrb	r3, [r7, #6]
 80006c0:	b21b      	sxth	r3, r3
 80006c2:	009b      	lsls	r3, r3, #2
 80006c4:	b21b      	sxth	r3, r3
 80006c6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006ca:	b21a      	sxth	r2, r3
 80006cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	b21b      	sxth	r3, r3
 80006d4:	81fb      	strh	r3, [r7, #14]

  return header;
 80006d6:	89fb      	ldrh	r3, [r7, #14]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	3714      	adds	r7, #20
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr

080006e4 <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80006e4:	b480      	push	{r7}
 80006e6:	b087      	sub	sp, #28
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	60f8      	str	r0, [r7, #12]
 80006ec:	607b      	str	r3, [r7, #4]
 80006ee:	460b      	mov	r3, r1
 80006f0:	72fb      	strb	r3, [r7, #11]
 80006f2:	4613      	mov	r3, r2
 80006f4:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	0c1b      	lsrs	r3, r3, #16
 80006fa:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 8000700:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8000704:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000706:	7dfb      	ldrb	r3, [r7, #23]
 8000708:	b21b      	sxth	r3, r3
 800070a:	025b      	lsls	r3, r3, #9
 800070c:	b21b      	sxth	r3, r3
 800070e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000712:	b21a      	sxth	r2, r3
 8000714:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000718:	4313      	orrs	r3, r2
 800071a:	b21b      	sxth	r3, r3
 800071c:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800071e:	7dbb      	ldrb	r3, [r7, #22]
 8000720:	b21b      	sxth	r3, r3
 8000722:	009b      	lsls	r3, r3, #2
 8000724:	b21b      	sxth	r3, r3
 8000726:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800072a:	b21a      	sxth	r2, r3
 800072c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000730:	4313      	orrs	r3, r2
 8000732:	b21b      	sxth	r3, r3
 8000734:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000736:	8abb      	ldrh	r3, [r7, #20]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	b29b      	uxth	r3, r3
 800073c:	b2da      	uxtb	r2, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	3301      	adds	r3, #1
 8000746:	8aba      	ldrh	r2, [r7, #20]
 8000748:	b2d2      	uxtb	r2, r2
 800074a:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3302      	adds	r3, #2
 8000750:	7afa      	ldrb	r2, [r7, #11]
 8000752:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3303      	adds	r3, #3
 8000758:	7aba      	ldrb	r2, [r7, #10]
 800075a:	701a      	strb	r2, [r3, #0]
}
 800075c:	bf00      	nop
 800075e:	371c      	adds	r7, #28
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8000768:	b480      	push	{r7}
 800076a:	b087      	sub	sp, #28
 800076c:	af00      	add	r7, sp, #0
 800076e:	60f8      	str	r0, [r7, #12]
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	460b      	mov	r3, r1
 8000774:	817b      	strh	r3, [r7, #10]
 8000776:	4613      	mov	r3, r2
 8000778:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	0c1b      	lsrs	r3, r3, #16
 800077e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 8000784:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8000788:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800078a:	7dfb      	ldrb	r3, [r7, #23]
 800078c:	b21b      	sxth	r3, r3
 800078e:	025b      	lsls	r3, r3, #9
 8000790:	b21b      	sxth	r3, r3
 8000792:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000796:	b21a      	sxth	r2, r3
 8000798:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800079c:	4313      	orrs	r3, r2
 800079e:	b21b      	sxth	r3, r3
 80007a0:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80007a2:	7dbb      	ldrb	r3, [r7, #22]
 80007a4:	b21b      	sxth	r3, r3
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21b      	sxth	r3, r3
 80007b8:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80007ba:	8abb      	ldrh	r3, [r7, #20]
 80007bc:	0a1b      	lsrs	r3, r3, #8
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2da      	uxtb	r2, r3
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	3301      	adds	r3, #1
 80007ca:	8aba      	ldrh	r2, [r7, #20]
 80007cc:	b2d2      	uxtb	r2, r2
 80007ce:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	3302      	adds	r3, #2
 80007d4:	897a      	ldrh	r2, [r7, #10]
 80007d6:	b2d2      	uxtb	r2, r2
 80007d8:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80007da:	897b      	ldrh	r3, [r7, #10]
 80007dc:	0a1b      	lsrs	r3, r3, #8
 80007de:	b29a      	uxth	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3303      	adds	r3, #3
 80007e4:	b2d2      	uxtb	r2, r2
 80007e6:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	3304      	adds	r3, #4
 80007ec:	893a      	ldrh	r2, [r7, #8]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80007f2:	893b      	ldrh	r3, [r7, #8]
 80007f4:	0a1b      	lsrs	r3, r3, #8
 80007f6:	b29a      	uxth	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3305      	adds	r3, #5
 80007fc:	b2d2      	uxtb	r2, r2
 80007fe:	701a      	strb	r2, [r3, #0]
}
 8000800:	bf00      	nop
 8000802:	371c      	adds	r7, #28
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 800080c:	b480      	push	{r7}
 800080e:	b087      	sub	sp, #28
 8000810:	af00      	add	r7, sp, #0
 8000812:	60f8      	str	r0, [r7, #12]
 8000814:	60b9      	str	r1, [r7, #8]
 8000816:	607a      	str	r2, [r7, #4]
 8000818:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 8000824:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8000828:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 800082a:	7dfb      	ldrb	r3, [r7, #23]
 800082c:	b21b      	sxth	r3, r3
 800082e:	025b      	lsls	r3, r3, #9
 8000830:	b21b      	sxth	r3, r3
 8000832:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000836:	b21a      	sxth	r2, r3
 8000838:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800083c:	4313      	orrs	r3, r2
 800083e:	b21b      	sxth	r3, r3
 8000840:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 8000842:	7dbb      	ldrb	r3, [r7, #22]
 8000844:	b21b      	sxth	r3, r3
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	b21b      	sxth	r3, r3
 800084a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800084e:	b21a      	sxth	r2, r3
 8000850:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000854:	4313      	orrs	r3, r2
 8000856:	b21b      	sxth	r3, r3
 8000858:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800085a:	8abb      	ldrh	r3, [r7, #20]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	b29b      	uxth	r3, r3
 8000860:	b2da      	uxtb	r2, r3
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	3301      	adds	r3, #1
 800086a:	8aba      	ldrh	r2, [r7, #20]
 800086c:	b2d2      	uxtb	r2, r2
 800086e:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	3302      	adds	r3, #2
 8000874:	68ba      	ldr	r2, [r7, #8]
 8000876:	b2d2      	uxtb	r2, r2
 8000878:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 800087a:	68bb      	ldr	r3, [r7, #8]
 800087c:	0a1a      	lsrs	r2, r3, #8
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	3303      	adds	r3, #3
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	0c1a      	lsrs	r2, r3, #16
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	3304      	adds	r3, #4
 800088e:	b2d2      	uxtb	r2, r2
 8000890:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 8000892:	68bb      	ldr	r3, [r7, #8]
 8000894:	0e1a      	lsrs	r2, r3, #24
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3305      	adds	r3, #5
 800089a:	b2d2      	uxtb	r2, r2
 800089c:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 800089e:	683b      	ldr	r3, [r7, #0]
 80008a0:	3306      	adds	r3, #6
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	b2d2      	uxtb	r2, r2
 80008a6:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	0a1a      	lsrs	r2, r3, #8
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	3307      	adds	r3, #7
 80008b0:	b2d2      	uxtb	r2, r2
 80008b2:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	0c1a      	lsrs	r2, r3, #16
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	3308      	adds	r3, #8
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	0e1a      	lsrs	r2, r3, #24
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	3309      	adds	r3, #9
 80008c8:	b2d2      	uxtb	r2, r2
 80008ca:	701a      	strb	r2, [r3, #0]
}
 80008cc:	bf00      	nop
 80008ce:	371c      	adds	r7, #28
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80008d8:	b580      	push	{r7, lr}
 80008da:	b08a      	sub	sp, #40	@ 0x28
 80008dc:	af00      	add	r7, sp, #0
 80008de:	60f8      	str	r0, [r7, #12]
 80008e0:	60b9      	str	r1, [r7, #8]
 80008e2:	4613      	mov	r3, r2
 80008e4:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
 80008ee:	605a      	str	r2, [r3, #4]
 80008f0:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80008f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80008f8:	68bb      	ldr	r3, [r7, #8]
 80008fa:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80008fc:	79fb      	ldrb	r3, [r7, #7]
 80008fe:	2b01      	cmp	r3, #1
 8000900:	d109      	bne.n	8000916 <set_bits+0x3e>
 8000902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000904:	b2d9      	uxtb	r1, r3
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	b2da      	uxtb	r2, r3
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	68f8      	ldr	r0, [r7, #12]
 8000910:	f7ff fee8 	bl	80006e4 <DW3000pack_mask_cmd_1octet>
 8000914:	e016      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b02      	cmp	r3, #2
 800091a:	d109      	bne.n	8000930 <set_bits+0x58>
 800091c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800091e:	b299      	uxth	r1, r3
 8000920:	6a3b      	ldr	r3, [r7, #32]
 8000922:	b29a      	uxth	r2, r3
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	68f8      	ldr	r0, [r7, #12]
 800092a:	f7ff ff1d 	bl	8000768 <DW3000pack_mask_cmd_2octet>
 800092e:	e009      	b.n	8000944 <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	2b04      	cmp	r3, #4
 8000934:	d106      	bne.n	8000944 <set_bits+0x6c>
 8000936:	f107 0314 	add.w	r3, r7, #20
 800093a:	6a3a      	ldr	r2, [r7, #32]
 800093c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800093e:	68f8      	ldr	r0, [r7, #12]
 8000940:	f7ff ff64 	bl	800080c <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000944:	2200      	movs	r2, #0
 8000946:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800094a:	4809      	ldr	r0, [pc, #36]	@ (8000970 <set_bits+0x98>)
 800094c:	f002 fc8a 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	210a      	movs	r1, #10
 8000956:	4618      	mov	r0, r3
 8000958:	f7ff fe48 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800095c:	2201      	movs	r2, #1
 800095e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000962:	4803      	ldr	r0, [pc, #12]	@ (8000970 <set_bits+0x98>)
 8000964:	f002 fc7e 	bl	8003264 <HAL_GPIO_WritePin>
}
 8000968:	bf00      	nop
 800096a:	3728      	adds	r7, #40	@ 0x28
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40020800 	.word	0x40020800

08000974 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2218      	movs	r2, #24
 8000980:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f004 ff76 	bl	8005874 <HAL_SPI_Init>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <set_SPI2lowspeed+0x1e>
    Error_Handler();
 800098e:	f001 ff33 	bl	80027f8 <Error_Handler>
  }
}
 8000992:	bf00      	nop
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}

0800099a <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 800099a:	b580      	push	{r7, lr}
 800099c:	b082      	sub	sp, #8
 800099e:	af00      	add	r7, sp, #0
 80009a0:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f004 ff63 	bl	8005874 <HAL_SPI_Init>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80009b4:	f001 ff20 	bl	80027f8 <Error_Handler>
  }
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}

080009c0 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2102      	movs	r1, #2
 80009c8:	4802      	ldr	r0, [pc, #8]	@ (80009d4 <DW3000poweron+0x14>)
 80009ca:	f002 fc4b 	bl	8003264 <HAL_GPIO_WritePin>
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	40020000 	.word	0x40020000

080009d8 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2108      	movs	r1, #8
 80009e0:	4806      	ldr	r0, [pc, #24]	@ (80009fc <DW3000hardReset+0x24>)
 80009e2:	f002 fc3f 	bl	8003264 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80009e6:	200a      	movs	r0, #10
 80009e8:	f002 f96a 	bl	8002cc0 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2108      	movs	r1, #8
 80009f0:	4802      	ldr	r0, [pc, #8]	@ (80009fc <DW3000hardReset+0x24>)
 80009f2:	f002 fc37 	bl	8003264 <HAL_GPIO_WritePin>
}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40020000 	.word	0x40020000

08000a00 <DW3000writereg>:
 * 
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	60f8      	str	r0, [r7, #12]
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	0c1b      	lsrs	r3, r3, #16
 8000a12:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 8000a18:	7db9      	ldrb	r1, [r7, #22]
 8000a1a:	7dfb      	ldrb	r3, [r7, #23]
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fe2c 	bl	800067c <DW3000pack_full_address>
 8000a24:	4603      	mov	r3, r0
 8000a26:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a28:	8abb      	ldrh	r3, [r7, #20]
 8000a2a:	0a1b      	lsrs	r3, r3, #8
 8000a2c:	b29b      	uxth	r3, r3
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 8000a32:	8abb      	ldrh	r3, [r7, #20]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <DW3000writereg+0x70>)
 8000a40:	f002 fc10 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000a44:	f107 0310 	add.w	r3, r7, #16
 8000a48:	2102      	movs	r1, #2
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f7ff fdce 	bl	80005ec <sendBytes>
  sendBytes(data, len);
 8000a50:	79fb      	ldrb	r3, [r7, #7]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	4619      	mov	r1, r3
 8000a56:	68b8      	ldr	r0, [r7, #8]
 8000a58:	f7ff fdc8 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <DW3000writereg+0x70>)
 8000a64:	f002 fbfe 	bl	8003264 <HAL_GPIO_WritePin>
}
 8000a68:	bf00      	nop
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40020800 	.word	0x40020800

08000a74 <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b086      	sub	sp, #24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	0c1b      	lsrs	r3, r3, #16
 8000a84:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8000a8a:	7db9      	ldrb	r1, [r7, #22]
 8000a8c:	7dfb      	ldrb	r3, [r7, #23]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fdf3 	bl	800067c <DW3000pack_full_address>
 8000a96:	4603      	mov	r3, r0
 8000a98:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000a9e:	8abb      	ldrh	r3, [r7, #20]
 8000aa0:	0a1b      	lsrs	r3, r3, #8
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000aa8:	8abb      	ldrh	r3, [r7, #20]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab4:	4813      	ldr	r0, [pc, #76]	@ (8000b04 <DW3000readreg+0x90>)
 8000ab6:	f002 fbd5 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000aba:	f107 0308 	add.w	r3, r7, #8
 8000abe:	2102      	movs	r1, #2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fd93 	bl	80005ec <sendBytes>
  readBytes(regBytes, len);
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	b29a      	uxth	r2, r3
 8000aca:	f107 030c 	add.w	r3, r7, #12
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fda3 	bl	800061c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000adc:	4809      	ldr	r0, [pc, #36]	@ (8000b04 <DW3000readreg+0x90>)
 8000ade:	f002 fbc1 	bl	8003264 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 8000ae6:	7bbb      	ldrb	r3, [r7, #14]
 8000ae8:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 8000aea:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 8000aec:	7b7b      	ldrb	r3, [r7, #13]
 8000aee:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 8000af0:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 8000af2:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 8000af4:	4313      	orrs	r3, r2
 8000af6:	613b      	str	r3, [r7, #16]

  return regValue;
 8000af8:	693b      	ldr	r3, [r7, #16]
}
 8000afa:	4618      	mov	r0, r3
 8000afc:	3718      	adds	r7, #24
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40020800 	.word	0x40020800

08000b08 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 * 
 */
void DW3000enter_IDLE_PLL(void) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 8000b0c:	2204      	movs	r2, #4
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4804      	ldr	r0, [pc, #16]	@ (8000b24 <DW3000enter_IDLE_PLL+0x1c>)
 8000b14:	f7ff fee0 	bl	80008d8 <set_bits>
  Delay_us(10);
 8000b18:	200a      	movs	r0, #10
 8000b1a:	f001 faf2 	bl	8002102 <Delay_us>
}
 8000b1e:	bf00      	nop
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	00110008 	.word	0x00110008

08000b28 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
  uint32_t reg = dwt_read32bitoffsetreg(SYS_STATUS_ID, 0);
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2044      	movs	r0, #68	@ 0x44
 8000b32:	f000 f9f8 	bl	8000f26 <dwt_read32bitoffsetreg>
 8000b36:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	bf14      	ite	ne
 8000b42:	2301      	movne	r3, #1
 8000b44:	2300      	moveq	r3, #0
 8000b46:	b2db      	uxtb	r3, r3
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	3708      	adds	r7, #8
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000b56:	2104      	movs	r1, #4
 8000b58:	2044      	movs	r0, #68	@ 0x44
 8000b5a:	f7ff ff8b 	bl	8000a74 <DW3000readreg>
 8000b5e:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	085b      	lsrs	r3, r3, #1
 8000b64:	b2db      	uxtb	r3, r3
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	b2db      	uxtb	r3, r3
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE(void) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8000b7a:	2104      	movs	r1, #4
 8000b7c:	4808      	ldr	r0, [pc, #32]	@ (8000ba0 <DW3000check_IDLE+0x2c>)
 8000b7e:	f7ff ff79 	bl	8000a74 <DW3000readreg>
 8000b82:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	0c1b      	lsrs	r3, r3, #16
 8000b88:	f003 0303 	and.w	r3, r3, #3
 8000b8c:	2b03      	cmp	r3, #3
 8000b8e:	bf0c      	ite	eq
 8000b90:	2301      	moveq	r3, #1
 8000b92:	2300      	movne	r3, #0
 8000b94:	b2db      	uxtb	r3, r3
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	000f0030 	.word	0x000f0030

08000ba4 <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 * 
 * @param cmd 
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b084      	sub	sp, #16
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8000bae:	79fb      	ldrb	r3, [r7, #7]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f7ff fd49 	bl	8000648 <DW3000pack_fast_command>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	4809      	ldr	r0, [pc, #36]	@ (8000be8 <DW3000_writefastCMD_FZ+0x44>)
 8000bc2:	f002 fb4f 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 8000bc6:	f107 030f 	add.w	r3, r7, #15
 8000bca:	2101      	movs	r1, #1
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fd0d 	bl	80005ec <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bd8:	4803      	ldr	r0, [pc, #12]	@ (8000be8 <DW3000_writefastCMD_FZ+0x44>)
 8000bda:	f002 fb43 	bl	8003264 <HAL_GPIO_WritePin>
}
 8000bde:	bf00      	nop
 8000be0:	3710      	adds	r7, #16
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40020800 	.word	0x40020800

08000bec <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
  uint32_t irqFlags = DW3000readreg(SYS_STATUS_ID, 4);
 8000bf2:	2104      	movs	r1, #4
 8000bf4:	2044      	movs	r0, #68	@ 0x44
 8000bf6:	f7ff ff3d 	bl	8000a74 <DW3000readreg>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	607b      	str	r3, [r7, #4]
    // FZ: Clear the interrupt flags
  DW3000writereg(SYS_STATUS_ID, (uint8_t*)&irqFlags, 4);
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	2204      	movs	r2, #4
 8000c02:	4619      	mov	r1, r3
 8000c04:	2044      	movs	r0, #68	@ 0x44
 8000c06:	f7ff fefb 	bl	8000a00 <DW3000writereg>
  DW3000_IRQ_flag = false;
 8000c0a:	4b03      	ldr	r3, [pc, #12]	@ (8000c18 <DW3000_clear_IRQ+0x2c>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	200001b8 	.word	0x200001b8

08000c1c <DW3000_irq_for_tx_done>:

  // FZ: write the channel control register
  DW3000writereg(CHAN_CTRL_ID, (uint8_t*)&chan_ctrl, 4);
}

void DW3000_irq_for_tx_done(void) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 8000c22:	2104      	movs	r1, #4
 8000c24:	203c      	movs	r0, #60	@ 0x3c
 8000c26:	f7ff ff25 	bl	8000a74 <DW3000readreg>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	607b      	str	r3, [r7, #4]
  sys_enable |= (1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET); // Enable TX done interrupt
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c34:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	2204      	movs	r2, #4
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	203c      	movs	r0, #60	@ 0x3c
 8000c3e:	f7ff fedf 	bl	8000a00 <DW3000writereg>
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <DW3000_irq_for_rx_done>:

void DW3000_irq_for_rx_done(void) {
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
  // uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
  // sys_enable |= ((1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)  |
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_STATUS_RXFCG_BIT_MASK;
 8000c50:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c54:	607b      	str	r3, [r7, #4]
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 8000c56:	1d3b      	adds	r3, r7, #4
 8000c58:	2204      	movs	r2, #4
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	203c      	movs	r0, #60	@ 0x3c
 8000c5e:	f7ff fecf 	bl	8000a00 <DW3000writereg>
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <HAL_GPIO_EXTI_Callback>:
}

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	2b04      	cmp	r3, #4
 8000c7a:	d102      	bne.n	8000c82 <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8000c7c:	4b04      	ldr	r3, [pc, #16]	@ (8000c90 <HAL_GPIO_EXTI_Callback+0x24>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
  }
}
 8000c82:	bf00      	nop
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	200001b8 	.word	0x200001b8

08000c94 <writetospi>:
} localdata;

static localdata _ptr;
static localdata *pdw3000local = &_ptr;

int writetospi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t bodyLength, uint8_t *bodyBuffer) {
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60b9      	str	r1, [r7, #8]
 8000c9c:	607b      	str	r3, [r7, #4]
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	81fb      	strh	r3, [r7, #14]
 8000ca2:	4613      	mov	r3, r2
 8000ca4:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cac:	480b      	ldr	r0, [pc, #44]	@ (8000cdc <writetospi+0x48>)
 8000cae:	f002 fad9 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 8000cb2:	89fb      	ldrh	r3, [r7, #14]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	68b8      	ldr	r0, [r7, #8]
 8000cb8:	f7ff fc98 	bl	80005ec <sendBytes>
  sendBytes(bodyBuffer, bodyLength);
 8000cbc:	89bb      	ldrh	r3, [r7, #12]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fc93 	bl	80005ec <sendBytes>
  // }
  // for(int i = 0; i < bodyLength; i++) {
  //   SPI.transfer(bodyBuffer[i]); // write values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ccc:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <writetospi+0x48>)
 8000cce:	f002 fac9 	bl	8003264 <HAL_GPIO_WritePin>

  return 0;
 8000cd2:	2300      	movs	r3, #0
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3710      	adds	r7, #16
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40020800 	.word	0x40020800

08000ce0 <readfromspi>:

int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60b9      	str	r1, [r7, #8]
 8000ce8:	607b      	str	r3, [r7, #4]
 8000cea:	4603      	mov	r3, r0
 8000cec:	81fb      	strh	r3, [r7, #14]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cf8:	480b      	ldr	r0, [pc, #44]	@ (8000d28 <readfromspi+0x48>)
 8000cfa:	f002 fab3 	bl	8003264 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 8000cfe:	89fb      	ldrh	r3, [r7, #14]
 8000d00:	4619      	mov	r1, r3
 8000d02:	68b8      	ldr	r0, [r7, #8]
 8000d04:	f7ff fc72 	bl	80005ec <sendBytes>
  readBytes(readBuffer, readLength);
 8000d08:	89bb      	ldrh	r3, [r7, #12]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	6878      	ldr	r0, [r7, #4]
 8000d0e:	f7ff fc85 	bl	800061c <readBytes>
  // }
  // for(int i = 0; i < readLength; i++) {
  //   readBuffer[i] = SPI.transfer(JUNK); // read values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d18:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <readfromspi+0x48>)
 8000d1a:	f002 faa3 	bl	8003264 <HAL_GPIO_WritePin>

  return 0;
 8000d1e:	2300      	movs	r3, #0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40020800 	.word	0x40020800

08000d2c <dwt_xfer3000>:
  uint16_t    indx,       //sub-index, calculated from regFileID 0..0x7F,
  uint16_t    length,
  uint8_t     *buffer,
  spi_modes_e mode
)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b088      	sub	sp, #32
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	607b      	str	r3, [r7, #4]
 8000d36:	460b      	mov	r3, r1
 8000d38:	817b      	strh	r3, [r7, #10]
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	813b      	strh	r3, [r7, #8]
  uint8_t  header[2];           // Buffer to compose header in
  uint16_t cnt = 0;             // Counter for length of a header
 8000d3e:	2300      	movs	r3, #0
 8000d40:	83fb      	strh	r3, [r7, #30]

  uint16_t reg_file     = 0x1F & ((regFileID + indx) >> 16);
 8000d42:	897a      	ldrh	r2, [r7, #10]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4413      	add	r3, r2
 8000d48:	0c1b      	lsrs	r3, r3, #16
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	f003 031f 	and.w	r3, r3, #31
 8000d50:	83bb      	strh	r3, [r7, #28]
  uint16_t reg_offset   = 0x7F &  (regFileID + indx);
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	b29a      	uxth	r2, r3
 8000d56:	897b      	ldrh	r3, [r7, #10]
 8000d58:	4413      	add	r3, r2
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000d60:	837b      	strh	r3, [r7, #26]

  assert(reg_file     <= 0x1F);
 8000d62:	8bbb      	ldrh	r3, [r7, #28]
 8000d64:	2b1f      	cmp	r3, #31
 8000d66:	d906      	bls.n	8000d76 <dwt_xfer3000+0x4a>
 8000d68:	4b52      	ldr	r3, [pc, #328]	@ (8000eb4 <dwt_xfer3000+0x188>)
 8000d6a:	4a53      	ldr	r2, [pc, #332]	@ (8000eb8 <dwt_xfer3000+0x18c>)
 8000d6c:	f240 218d 	movw	r1, #653	@ 0x28d
 8000d70:	4852      	ldr	r0, [pc, #328]	@ (8000ebc <dwt_xfer3000+0x190>)
 8000d72:	f009 ff07 	bl	800ab84 <__assert_func>
  assert(reg_offset   <= 0x7F);
 8000d76:	8b7b      	ldrh	r3, [r7, #26]
 8000d78:	2b7f      	cmp	r3, #127	@ 0x7f
 8000d7a:	d906      	bls.n	8000d8a <dwt_xfer3000+0x5e>
 8000d7c:	4b50      	ldr	r3, [pc, #320]	@ (8000ec0 <dwt_xfer3000+0x194>)
 8000d7e:	4a4e      	ldr	r2, [pc, #312]	@ (8000eb8 <dwt_xfer3000+0x18c>)
 8000d80:	f240 218e 	movw	r1, #654	@ 0x28e
 8000d84:	484d      	ldr	r0, [pc, #308]	@ (8000ebc <dwt_xfer3000+0x190>)
 8000d86:	f009 fefd 	bl	800ab84 <__assert_func>
  assert(length       < 0x3100);
 8000d8a:	893b      	ldrh	r3, [r7, #8]
 8000d8c:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8000d90:	d306      	bcc.n	8000da0 <dwt_xfer3000+0x74>
 8000d92:	4b4c      	ldr	r3, [pc, #304]	@ (8000ec4 <dwt_xfer3000+0x198>)
 8000d94:	4a48      	ldr	r2, [pc, #288]	@ (8000eb8 <dwt_xfer3000+0x18c>)
 8000d96:	f240 218f 	movw	r1, #655	@ 0x28f
 8000d9a:	4848      	ldr	r0, [pc, #288]	@ (8000ebc <dwt_xfer3000+0x190>)
 8000d9c:	f009 fef2 	bl	800ab84 <__assert_func>
  assert(mode == DW3000_SPI_WR_BIT ||\
 8000da0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000da2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000da6:	d018      	beq.n	8000dda <dwt_xfer3000+0xae>
 8000da8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d015      	beq.n	8000dda <dwt_xfer3000+0xae>
 8000dae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000db0:	f248 0201 	movw	r2, #32769	@ 0x8001
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d010      	beq.n	8000dda <dwt_xfer3000+0xae>
 8000db8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000dba:	f248 0202 	movw	r2, #32770	@ 0x8002
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d00b      	beq.n	8000dda <dwt_xfer3000+0xae>
 8000dc2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000dc4:	f248 0203 	movw	r2, #32771	@ 0x8003
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d006      	beq.n	8000dda <dwt_xfer3000+0xae>
 8000dcc:	4b3e      	ldr	r3, [pc, #248]	@ (8000ec8 <dwt_xfer3000+0x19c>)
 8000dce:	4a3a      	ldr	r2, [pc, #232]	@ (8000eb8 <dwt_xfer3000+0x18c>)
 8000dd0:	f44f 7124 	mov.w	r1, #656	@ 0x290
 8000dd4:	4839      	ldr	r0, [pc, #228]	@ (8000ebc <dwt_xfer3000+0x190>)
 8000dd6:	f009 fed5 	bl	800ab84 <__assert_func>
         mode == DW3000_SPI_AND_OR_16 ||\
         mode == DW3000_SPI_AND_OR_32);

  // Write message header selecting WRITE operation and addresses as appropriate
  uint16_t  addr;
  addr = (reg_file << 9) | (reg_offset << 2);
 8000dda:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000dde:	025b      	lsls	r3, r3, #9
 8000de0:	b21a      	sxth	r2, r3
 8000de2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	b21b      	sxth	r3, r3
 8000dea:	4313      	orrs	r3, r2
 8000dec:	b21b      	sxth	r3, r3
 8000dee:	833b      	strh	r3, [r7, #24]

  header[0] = (uint8_t)((mode | addr) >> 8);   //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8000df0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000df2:	8b3b      	ldrh	r3, [r7, #24]
 8000df4:	4313      	orrs	r3, r2
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	0a1b      	lsrs	r3, r3, #8
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	753b      	strb	r3, [r7, #20]
  header[1] = (uint8_t)(addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 8000e00:	8b3b      	ldrh	r3, [r7, #24]
 8000e02:	b25a      	sxtb	r2, r3
 8000e04:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e06:	b25b      	sxtb	r3, r3
 8000e08:	f003 0303 	and.w	r3, r3, #3
 8000e0c:	b25b      	sxtb	r3, r3
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	b25b      	sxtb	r3, r3
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	757b      	strb	r3, [r7, #21]

  if (/*reg_offset == 0 && */length == 0) {   /* Fast Access Commands (FAC)
 8000e16:	893b      	ldrh	r3, [r7, #8]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d115      	bne.n	8000e48 <dwt_xfer3000+0x11c>
        * only write operation is possible for this mode
        * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
        */
      assert(mode == DW3000_SPI_WR_BIT);
 8000e1c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e22:	d006      	beq.n	8000e32 <dwt_xfer3000+0x106>
 8000e24:	4b29      	ldr	r3, [pc, #164]	@ (8000ecc <dwt_xfer3000+0x1a0>)
 8000e26:	4a24      	ldr	r2, [pc, #144]	@ (8000eb8 <dwt_xfer3000+0x18c>)
 8000e28:	f240 21a1 	movw	r1, #673	@ 0x2a1
 8000e2c:	4823      	ldr	r0, [pc, #140]	@ (8000ebc <dwt_xfer3000+0x190>)
 8000e2e:	f009 fea9 	bl	800ab84 <__assert_func>

      header[0] = (uint8_t)((DW3000_SPI_WR_BIT>>8) | (regFileID<<1) | DW3000_SPI_FAC);
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8000e42:	2301      	movs	r3, #1
 8000e44:	83fb      	strh	r3, [r7, #30]
 8000e46:	e015      	b.n	8000e74 <dwt_xfer3000+0x148>
  }
  else if (reg_offset == 0 /*&& length > 0*/ && (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT))
 8000e48:	8b7b      	ldrh	r3, [r7, #26]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d10b      	bne.n	8000e66 <dwt_xfer3000+0x13a>
 8000e4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8000e54:	d002      	beq.n	8000e5c <dwt_xfer3000+0x130>
 8000e56:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d104      	bne.n	8000e66 <dwt_xfer3000+0x13a>
  {   /* Fast Access Commands with Read/Write support (FACRW)
        * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
        */
      header[0] |= DW3000_SPI_FARW;
 8000e5c:	7d3b      	ldrb	r3, [r7, #20]
 8000e5e:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8000e60:	2301      	movs	r3, #1
 8000e62:	83fb      	strh	r3, [r7, #30]
 8000e64:	e006      	b.n	8000e74 <dwt_xfer3000+0x148>
  else
  {  /* Extended Address Mode with Read/Write support (EAMRW)
      * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
      * b[1] = addr<<2 | (mode&0x3)
      */
    header[0] |= DW3000_SPI_EAMRW;
 8000e66:	7d3b      	ldrb	r3, [r7, #20]
 8000e68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	753b      	strb	r3, [r7, #20]
    cnt = 2;
 8000e70:	2302      	movs	r3, #2
 8000e72:	83fb      	strh	r3, [r7, #30]
  }

  switch (mode)
 8000e74:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d00d      	beq.n	8000e96 <dwt_xfer3000+0x16a>
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	db14      	blt.n	8000ea8 <dwt_xfer3000+0x17c>
 8000e7e:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8000e82:	2b03      	cmp	r3, #3
 8000e84:	d810      	bhi.n	8000ea8 <dwt_xfer3000+0x17c>
    case    DW3000_SPI_AND_OR_16:
    case    DW3000_SPI_AND_OR_32:
    case    DW3000_SPI_WR_BIT:
    {
      {
        writetospi(cnt, header, length, buffer);
 8000e86:	893a      	ldrh	r2, [r7, #8]
 8000e88:	f107 0114 	add.w	r1, r7, #20
 8000e8c:	8bf8      	ldrh	r0, [r7, #30]
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f7ff ff00 	bl	8000c94 <writetospi>
      }
      break;
 8000e94:	e009      	b.n	8000eaa <dwt_xfer3000+0x17e>
    }

    case DW3000_SPI_RD_BIT:
    {
      readfromspi(cnt, header, length, buffer);
 8000e96:	893a      	ldrh	r2, [r7, #8]
 8000e98:	f107 0114 	add.w	r1, r7, #20
 8000e9c:	8bf8      	ldrh	r0, [r7, #30]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	f7ff ff1e 	bl	8000ce0 <readfromspi>
      break;
 8000ea4:	e001      	b.n	8000eaa <dwt_xfer3000+0x17e>
 8000ea6:	e7ff      	b.n	8000ea8 <dwt_xfer3000+0x17c>
    }

    default:
      while(1);
 8000ea8:	e7fd      	b.n	8000ea6 <dwt_xfer3000+0x17a>
      break;
  }
} // end dwt_xfer3000()
 8000eaa:	bf00      	nop
 8000eac:	3720      	adds	r7, #32
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	0800bbec 	.word	0x0800bbec
 8000eb8:	0800bed8 	.word	0x0800bed8
 8000ebc:	0800bc00 	.word	0x0800bc00
 8000ec0:	0800bc18 	.word	0x0800bc18
 8000ec4:	0800bc2c 	.word	0x0800bc2c
 8000ec8:	0800bc3c 	.word	0x0800bc3c
 8000ecc:	0800bcd4 	.word	0x0800bcd4

08000ed0 <dwt_writetodevice>:
 * output parameters
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length, uint8_t *buffer) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af02      	add	r7, sp, #8
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	607b      	str	r3, [r7, #4]
 8000eda:	460b      	mov	r3, r1
 8000edc:	817b      	strh	r3, [r7, #10]
 8000ede:	4613      	mov	r3, r2
 8000ee0:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 8000ee2:	893a      	ldrh	r2, [r7, #8]
 8000ee4:	8979      	ldrh	r1, [r7, #10]
 8000ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	68f8      	ldr	r0, [r7, #12]
 8000ef0:	f7ff ff1c 	bl	8000d2c <dwt_xfer3000>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <dwt_readfromdevice>:
  uint32_t  regFileID,
  uint16_t  index,
  uint16_t  length,
  uint8_t   *buffer
)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af02      	add	r7, sp, #8
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	460b      	mov	r3, r1
 8000f08:	817b      	strh	r3, [r7, #10]
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 8000f0e:	893a      	ldrh	r2, [r7, #8]
 8000f10:	8979      	ldrh	r1, [r7, #10]
 8000f12:	2300      	movs	r3, #0
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff ff07 	bl	8000d2c <dwt_xfer3000>
}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b086      	sub	sp, #24
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
 8000f2e:	460b      	mov	r3, r1
 8000f30:	807b      	strh	r3, [r7, #2]
  int     j ;
  uint32_t  regval = 0 ;
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
  uint8_t   buffer[4] ;

  dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 8000f36:	f107 030c 	add.w	r3, r7, #12
 8000f3a:	8879      	ldrh	r1, [r7, #2]
 8000f3c:	2204      	movs	r2, #4
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ffdc 	bl	8000efc <dwt_readfromdevice>

  for (j = 3 ; j >= 0 ; j --) {
 8000f44:	2303      	movs	r3, #3
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	e00b      	b.n	8000f62 <dwt_read32bitoffsetreg+0x3c>
    regval = (regval << 8) + buffer[j] ;
 8000f4a:	693b      	ldr	r3, [r7, #16]
 8000f4c:	021b      	lsls	r3, r3, #8
 8000f4e:	f107 010c 	add.w	r1, r7, #12
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	440a      	add	r2, r1
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	4413      	add	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
  for (j = 3 ; j >= 0 ; j --) {
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	3b01      	subs	r3, #1
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	daf0      	bge.n	8000f4a <dwt_read32bitoffsetreg+0x24>
  }

  return (regval);
 8000f68:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3718      	adds	r7, #24
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	807b      	strh	r3, [r7, #2]
    uint16_t  regval = 0 ;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	81fb      	strh	r3, [r7, #14]
    uint8_t   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 8000f82:	f107 030c 	add.w	r3, r7, #12
 8000f86:	8879      	ldrh	r1, [r7, #2]
 8000f88:	2202      	movs	r2, #2
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f7ff ffb6 	bl	8000efc <dwt_readfromdevice>

    regval = ((uint16_t)buffer[1] << 8) + buffer[0] ;
 8000f90:	7b7b      	ldrb	r3, [r7, #13]
 8000f92:	021b      	lsls	r3, r3, #8
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	7b3a      	ldrb	r2, [r7, #12]
 8000f98:	4413      	add	r3, r2
 8000f9a:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8000f9c:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b084      	sub	sp, #16
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
 8000fae:	460b      	mov	r3, r1
 8000fb0:	807b      	strh	r3, [r7, #2]
  uint8_t regval;
  uint8_t buffer[1];

  dwt_readfromdevice(regFileID, regOffset, 1, buffer);
 8000fb2:	f107 030c 	add.w	r3, r7, #12
 8000fb6:	8879      	ldrh	r1, [r7, #2]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff ff9e 	bl	8000efc <dwt_readfromdevice>
  regval = buffer[0] ;
 8000fc0:	7b3b      	ldrb	r3, [r7, #12]
 8000fc2:	73fb      	strb	r3, [r7, #15]

  return regval ;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint32_t regval)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b086      	sub	sp, #24
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	60f8      	str	r0, [r7, #12]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	817b      	strh	r3, [r7, #10]
    int     j ;
    uint8_t   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	e00d      	b.n	8000ffe <dwt_write32bitoffsetreg+0x30>
    {
        buffer[j] = (uint8_t)regval;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	b2d9      	uxtb	r1, r3
 8000fe6:	f107 0210 	add.w	r2, r7, #16
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	4413      	add	r3, r2
 8000fee:	460a      	mov	r2, r1
 8000ff0:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	0a1b      	lsrs	r3, r3, #8
 8000ff6:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	2b03      	cmp	r3, #3
 8001002:	ddee      	ble.n	8000fe2 <dwt_write32bitoffsetreg+0x14>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	8979      	ldrh	r1, [r7, #10]
 800100a:	2204      	movs	r2, #4
 800100c:	68f8      	ldr	r0, [r7, #12]
 800100e:	f7ff ff5f 	bl	8000ed0 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 8001012:	bf00      	nop
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint16_t regval)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b084      	sub	sp, #16
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
 8001022:	460b      	mov	r3, r1
 8001024:	807b      	strh	r3, [r7, #2]
 8001026:	4613      	mov	r3, r2
 8001028:	803b      	strh	r3, [r7, #0]
    uint8_t   buffer[2] ;

    buffer[0] = (uint8_t)regval;
 800102a:	883b      	ldrh	r3, [r7, #0]
 800102c:	b2db      	uxtb	r3, r3
 800102e:	733b      	strb	r3, [r7, #12]
    buffer[1] = regval >> 8 ;
 8001030:	883b      	ldrh	r3, [r7, #0]
 8001032:	0a1b      	lsrs	r3, r3, #8
 8001034:	b29b      	uxth	r3, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	737b      	strb	r3, [r7, #13]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800103a:	f107 030c 	add.w	r3, r7, #12
 800103e:	8879      	ldrh	r1, [r7, #2]
 8001040:	2202      	movs	r2, #2
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ff44 	bl	8000ed0 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 8001048:	bf00      	nop
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint8_t regval)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b084      	sub	sp, #16
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	460b      	mov	r3, r1
 800105a:	807b      	strh	r3, [r7, #2]
 800105c:	4613      	mov	r3, r2
 800105e:	707b      	strb	r3, [r7, #1]
    uint8_t   buffer[1];
    buffer[0] = regval;
 8001060:	787b      	ldrb	r3, [r7, #1]
 8001062:	733b      	strb	r3, [r7, #12]
    dwt_writetodevice(regFileID, regOffset, 1, buffer);
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	8879      	ldrh	r1, [r7, #2]
 800106a:	2201      	movs	r2, #1
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ff2f 	bl	8000ed0 <dwt_writetodevice>
}
 8001072:	bf00      	nop
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint32_t _and, const uint32_t _or)
{
 800107a:	b580      	push	{r7, lr}
 800107c:	b088      	sub	sp, #32
 800107e:	af02      	add	r7, sp, #8
 8001080:	60f8      	str	r0, [r7, #12]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	460b      	mov	r3, r1
 8001088:	817b      	strh	r3, [r7, #10]
    uint8_t buf[8];
    buf[0] = (uint8_t)_and;//       &0xFF;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	b2db      	uxtb	r3, r3
 800108e:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	0a1b      	lsrs	r3, r3, #8
 8001094:	b2db      	uxtb	r3, r3
 8001096:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)(_and>>16);// &0xFF;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0c1b      	lsrs	r3, r3, #16
 800109c:	b2db      	uxtb	r3, r3
 800109e:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)(_and>>24);// &0xFF;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	0e1b      	lsrs	r3, r3, #24
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	74fb      	strb	r3, [r7, #19]
    buf[4] = (uint8_t)_or;//        &0xFF;
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	753b      	strb	r3, [r7, #20]
    buf[5] = (uint8_t)(_or>>8);//   &0xFF;
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	0a1b      	lsrs	r3, r3, #8
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	757b      	strb	r3, [r7, #21]
    buf[6] = (uint8_t)(_or>>16);//  &0xFF;
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	0c1b      	lsrs	r3, r3, #16
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	75bb      	strb	r3, [r7, #22]
    buf[7] = (uint8_t)(_or>>24);//  &0xFF;
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	0e1b      	lsrs	r3, r3, #24
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	8979      	ldrh	r1, [r7, #10]
 80010cc:	f248 0203 	movw	r2, #32771	@ 0x8003
 80010d0:	9200      	str	r2, [sp, #0]
 80010d2:	2208      	movs	r2, #8
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f7ff fe29 	bl	8000d2c <dwt_xfer3000>
}
 80010da:	bf00      	nop
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint16_t _and, const uint16_t _or)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b088      	sub	sp, #32
 80010e6:	af02      	add	r7, sp, #8
 80010e8:	60f8      	str	r0, [r7, #12]
 80010ea:	4608      	mov	r0, r1
 80010ec:	4611      	mov	r1, r2
 80010ee:	461a      	mov	r2, r3
 80010f0:	4603      	mov	r3, r0
 80010f2:	817b      	strh	r3, [r7, #10]
 80010f4:	460b      	mov	r3, r1
 80010f6:	813b      	strh	r3, [r7, #8]
 80010f8:	4613      	mov	r3, r2
 80010fa:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (uint8_t)_and;//       &0xFF;
 80010fc:	893b      	ldrh	r3, [r7, #8]
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001102:	893b      	ldrh	r3, [r7, #8]
 8001104:	0a1b      	lsrs	r3, r3, #8
 8001106:	b29b      	uxth	r3, r3
 8001108:	b2db      	uxtb	r3, r3
 800110a:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)_or;//        &0xFF;
 800110c:	88fb      	ldrh	r3, [r7, #6]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(_or>>8);//   &0xFF;
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	0a1b      	lsrs	r3, r3, #8
 8001116:	b29b      	uxth	r3, r3
 8001118:	b2db      	uxtb	r3, r3
 800111a:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	8979      	ldrh	r1, [r7, #10]
 8001122:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001126:	9200      	str	r2, [sp, #0]
 8001128:	2204      	movs	r2, #4
 800112a:	68f8      	ldr	r0, [r7, #12]
 800112c:	f7ff fdfe 	bl	8000d2c <dwt_xfer3000>
}
 8001130:	bf00      	nop
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <dwt_modify8bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint8_t _and, const uint8_t _or)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af02      	add	r7, sp, #8
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	4608      	mov	r0, r1
 8001142:	4611      	mov	r1, r2
 8001144:	461a      	mov	r2, r3
 8001146:	4603      	mov	r3, r0
 8001148:	807b      	strh	r3, [r7, #2]
 800114a:	460b      	mov	r3, r1
 800114c:	707b      	strb	r3, [r7, #1]
 800114e:	4613      	mov	r3, r2
 8001150:	703b      	strb	r3, [r7, #0]
    uint8_t buf[2];
    buf[0] = _and;
 8001152:	787b      	ldrb	r3, [r7, #1]
 8001154:	733b      	strb	r3, [r7, #12]
    buf[1] = _or;
 8001156:	783b      	ldrb	r3, [r7, #0]
 8001158:	737b      	strb	r3, [r7, #13]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf),buf, DW3000_SPI_AND_OR_8);
 800115a:	f107 030c 	add.w	r3, r7, #12
 800115e:	8879      	ldrh	r1, [r7, #2]
 8001160:	f248 0201 	movw	r2, #32769	@ 0x8001
 8001164:	9200      	str	r2, [sp, #0]
 8001166:	2202      	movs	r2, #2
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff fddf 	bl	8000d2c <dwt_xfer3000>
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	80fb      	strh	r3, [r7, #6]
  uint32_t ret_data;

  // Set manual access mode
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8001182:	2201      	movs	r2, #1
 8001184:	2100      	movs	r1, #0
 8001186:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <_dwt_otpread+0x40>)
 8001188:	f7ff ff47 	bl	800101a <dwt_write16bitoffsetreg>
  // set the address
  dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	461a      	mov	r2, r3
 8001190:	2100      	movs	r1, #0
 8001192:	480a      	ldr	r0, [pc, #40]	@ (80011bc <_dwt_otpread+0x44>)
 8001194:	f7ff ff41 	bl	800101a <dwt_write16bitoffsetreg>
  // Assert the read strobe
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8001198:	2202      	movs	r2, #2
 800119a:	2100      	movs	r1, #0
 800119c:	4806      	ldr	r0, [pc, #24]	@ (80011b8 <_dwt_otpread+0x40>)
 800119e:	f7ff ff3c 	bl	800101a <dwt_write16bitoffsetreg>
  // attempt a read from OTP address
  ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 80011a2:	2100      	movs	r1, #0
 80011a4:	4806      	ldr	r0, [pc, #24]	@ (80011c0 <_dwt_otpread+0x48>)
 80011a6:	f7ff febe 	bl	8000f26 <dwt_read32bitoffsetreg>
 80011aa:	60f8      	str	r0, [r7, #12]

  // Return the 32bit of read data
  return ret_data;
 80011ac:	68fb      	ldr	r3, [r7, #12]
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	000b0008 	.word	0x000b0008
 80011bc:	000b0004 	.word	0x000b0004
 80011c0:	000b0010 	.word	0x000b0010

080011c4 <_dwt_prog_ldo_and_bias_tune>:

void _dwt_prog_ldo_and_bias_tune(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 80011c8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80011cc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011d0:	2100      	movs	r1, #0
 80011d2:	4807      	ldr	r0, [pc, #28]	@ (80011f0 <_dwt_prog_ldo_and_bias_tune+0x2c>)
 80011d4:	f7ff ff85 	bl	80010e2 <dwt_modify16bitoffsetreg>
  dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0, (uint16_t)~BIAS_CTRL_BIAS_BIT_MASK, pdw3000local->bias_tune);
 80011d8:	4b06      	ldr	r3, [pc, #24]	@ (80011f4 <_dwt_prog_ldo_and_bias_tune+0x30>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	7a1b      	ldrb	r3, [r3, #8]
 80011de:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 80011e2:	2100      	movs	r1, #0
 80011e4:	4804      	ldr	r0, [pc, #16]	@ (80011f8 <_dwt_prog_ldo_and_bias_tune+0x34>)
 80011e6:	f7ff ff7c 	bl	80010e2 <dwt_modify16bitoffsetreg>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	000b0008 	.word	0x000b0008
 80011f4:	20000000 	.word	0x20000000
 80011f8:	0011001f 	.word	0x0011001f

080011fc <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f7ff fe8f 	bl	8000f26 <dwt_read32bitoffsetreg>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	bd80      	pop	{r7, pc}
	...

08001210 <dwt_check_dev_id>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
  uint32_t  dev_id;

  dev_id = dwt_readdevid();
 8001216:	f7ff fff1 	bl	80011fc <dwt_readdevid>
 800121a:	6078      	str	r0, [r7, #4]

  printf("DEVICE ID: %lX\r\n", dev_id);
 800121c:	6879      	ldr	r1, [r7, #4]
 800121e:	4809      	ldr	r0, [pc, #36]	@ (8001244 <dwt_check_dev_id+0x34>)
 8001220:	f009 fe60 	bl	800aee4 <iprintf>

  if (!((DWT_DW3000_PDOA_DEV_ID == dev_id) || (DWT_DW3000_DEV_ID == dev_id)))
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	4a08      	ldr	r2, [pc, #32]	@ (8001248 <dwt_check_dev_id+0x38>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d006      	beq.n	800123a <dwt_check_dev_id+0x2a>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a07      	ldr	r2, [pc, #28]	@ (800124c <dwt_check_dev_id+0x3c>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d002      	beq.n	800123a <dwt_check_dev_id+0x2a>
  {
    return DWT_ERROR;
 8001234:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001238:	e000      	b.n	800123c <dwt_check_dev_id+0x2c>
  }

  return DWT_SUCCESS;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	0800bcf0 	.word	0x0800bcf0
 8001248:	deca0312 	.word	0xdeca0312
 800124c:	deca0302 	.word	0xdeca0302

08001250 <dwt_initialise>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_initialise(uint8_t mode)
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	71fb      	strb	r3, [r7, #7]
//  uint16_t otp_addr;
//  uint32_t devid;
  uint32_t ldo_tune_lo;
  uint32_t ldo_tune_hi;

  pdw3000local->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 800125a:	4b6c      	ldr	r3, [pc, #432]	@ (800140c <dwt_initialise+0x1bc>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2200      	movs	r2, #0
 8001260:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = DWT_RUNSAR;  // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8001262:	4b6a      	ldr	r3, [pc, #424]	@ (800140c <dwt_initialise+0x1bc>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2202      	movs	r2, #2
 8001268:	821a      	strh	r2, [r3, #16]
  pdw3000local->spicrc = DWT_SPI_CRC_MODE_NO;
 800126a:	4b68      	ldr	r3, [pc, #416]	@ (800140c <dwt_initialise+0x1bc>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2200      	movs	r2, #0
 8001270:	751a      	strb	r2, [r3, #20]
  pdw3000local->stsconfig = 0; //STS off
 8001272:	4b66      	ldr	r3, [pc, #408]	@ (800140c <dwt_initialise+0x1bc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	2200      	movs	r2, #0
 8001278:	755a      	strb	r2, [r3, #21]
  pdw3000local->vBatP = 0;
 800127a:	4b64      	ldr	r3, [pc, #400]	@ (800140c <dwt_initialise+0x1bc>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2200      	movs	r2, #0
 8001280:	729a      	strb	r2, [r3, #10]
  pdw3000local->tempP = 0;
 8001282:	4b62      	ldr	r3, [pc, #392]	@ (800140c <dwt_initialise+0x1bc>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2200      	movs	r2, #0
 8001288:	72da      	strb	r2, [r3, #11]

  pdw3000local->cbTxDone = NULL;
 800128a:	4b60      	ldr	r3, [pc, #384]	@ (800140c <dwt_initialise+0x1bc>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2200      	movs	r2, #0
 8001290:	629a      	str	r2, [r3, #40]	@ 0x28
  pdw3000local->cbRxOk = NULL;
 8001292:	4b5e      	ldr	r3, [pc, #376]	@ (800140c <dwt_initialise+0x1bc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2200      	movs	r2, #0
 8001298:	62da      	str	r2, [r3, #44]	@ 0x2c
  pdw3000local->cbRxTo = NULL;
 800129a:	4b5c      	ldr	r3, [pc, #368]	@ (800140c <dwt_initialise+0x1bc>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2200      	movs	r2, #0
 80012a0:	631a      	str	r2, [r3, #48]	@ 0x30
  pdw3000local->cbRxErr = NULL;
 80012a2:	4b5a      	ldr	r3, [pc, #360]	@ (800140c <dwt_initialise+0x1bc>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2200      	movs	r2, #0
 80012a8:	635a      	str	r2, [r3, #52]	@ 0x34
  pdw3000local->cbSPIRdy = NULL;
 80012aa:	4b58      	ldr	r3, [pc, #352]	@ (800140c <dwt_initialise+0x1bc>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	2200      	movs	r2, #0
 80012b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  pdw3000local->cbSPIErr = NULL;
 80012b2:	4b56      	ldr	r3, [pc, #344]	@ (800140c <dwt_initialise+0x1bc>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	2200      	movs	r2, #0
 80012b8:	639a      	str	r2, [r3, #56]	@ 0x38

  // Read and validate device ID return -1 if not recognised
  if (dwt_check_dev_id() != DWT_SUCCESS) {
 80012ba:	f7ff ffa9 	bl	8001210 <dwt_check_dev_id>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d002      	beq.n	80012ca <dwt_initialise+0x7a>
    return DWT_ERROR;
 80012c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012c8:	e09b      	b.n	8001402 <dwt_initialise+0x1b2>
  // } else {
  //   return DWT_ERROR;
  // }

  //Read LDO_TUNE and BIAS_TUNE from OTP
  ldo_tune_lo = _dwt_otpread(LDOTUNELO_ADDRESS);
 80012ca:	2004      	movs	r0, #4
 80012cc:	f7ff ff54 	bl	8001178 <_dwt_otpread>
 80012d0:	60f8      	str	r0, [r7, #12]
  ldo_tune_hi = _dwt_otpread(LDOTUNEHI_ADDRESS);
 80012d2:	2005      	movs	r0, #5
 80012d4:	f7ff ff50 	bl	8001178 <_dwt_otpread>
 80012d8:	60b8      	str	r0, [r7, #8]
  pdw3000local->bias_tune = (_dwt_otpread(BIAS_TUNE_ADDRESS) >> 16) & BIAS_CTRL_BIAS_BIT_MASK;
 80012da:	200a      	movs	r0, #10
 80012dc:	f7ff ff4c 	bl	8001178 <_dwt_otpread>
 80012e0:	4603      	mov	r3, r0
 80012e2:	0c1b      	lsrs	r3, r3, #16
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	4b49      	ldr	r3, [pc, #292]	@ (800140c <dwt_initialise+0x1bc>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f002 021f 	and.w	r2, r2, #31
 80012ee:	b2d2      	uxtb	r2, r2
 80012f0:	721a      	strb	r2, [r3, #8]

  if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0) && (pdw3000local->bias_tune != 0)) {
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d009      	beq.n	800130c <dwt_initialise+0xbc>
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d006      	beq.n	800130c <dwt_initialise+0xbc>
 80012fe:	4b43      	ldr	r3, [pc, #268]	@ (800140c <dwt_initialise+0x1bc>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	7a1b      	ldrb	r3, [r3, #8]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <dwt_initialise+0xbc>
    _dwt_prog_ldo_and_bias_tune();
 8001308:	f7ff ff5c 	bl	80011c4 <_dwt_prog_ldo_and_bias_tune>
  }

  // Read DGC_CFG from OTP
  if (_dwt_otpread(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 800130c:	2020      	movs	r0, #32
 800130e:	f7ff ff33 	bl	8001178 <_dwt_otpread>
 8001312:	4603      	mov	r3, r0
 8001314:	4a3e      	ldr	r2, [pc, #248]	@ (8001410 <dwt_initialise+0x1c0>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d104      	bne.n	8001324 <dwt_initialise+0xd4>
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 800131a:	4b3c      	ldr	r3, [pc, #240]	@ (800140c <dwt_initialise+0x1bc>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2201      	movs	r2, #1
 8001320:	725a      	strb	r2, [r3, #9]
 8001322:	e003      	b.n	800132c <dwt_initialise+0xdc>
  } else {
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8001324:	4b39      	ldr	r3, [pc, #228]	@ (800140c <dwt_initialise+0x1bc>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2200      	movs	r2, #0
 800132a:	725a      	strb	r2, [r3, #9]
  }

  // Load Part and Lot ID from OTP
  if(!(mode & DWT_READ_OTP_PID)) {
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f003 0310 	and.w	r3, r3, #16
 8001332:	2b00      	cmp	r3, #0
 8001334:	d106      	bne.n	8001344 <dwt_initialise+0xf4>
    pdw3000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001336:	4b35      	ldr	r3, [pc, #212]	@ (800140c <dwt_initialise+0x1bc>)
 8001338:	681c      	ldr	r4, [r3, #0]
 800133a:	2006      	movs	r0, #6
 800133c:	f7ff ff1c 	bl	8001178 <_dwt_otpread>
 8001340:	4603      	mov	r3, r0
 8001342:	6023      	str	r3, [r4, #0]
  }
  if (!(mode & DWT_READ_OTP_LID)) {
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	f003 0320 	and.w	r3, r3, #32
 800134a:	2b00      	cmp	r3, #0
 800134c:	d106      	bne.n	800135c <dwt_initialise+0x10c>
    pdw3000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800134e:	4b2f      	ldr	r3, [pc, #188]	@ (800140c <dwt_initialise+0x1bc>)
 8001350:	681c      	ldr	r4, [r3, #0]
 8001352:	2007      	movs	r0, #7
 8001354:	f7ff ff10 	bl	8001178 <_dwt_otpread>
 8001358:	4603      	mov	r3, r0
 800135a:	6063      	str	r3, [r4, #4]
  }
  if (!(mode & DWT_READ_OTP_BAT)) {
 800135c:	79fb      	ldrb	r3, [r7, #7]
 800135e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001362:	2b00      	cmp	r3, #0
 8001364:	d107      	bne.n	8001376 <dwt_initialise+0x126>
    pdw3000local->vBatP = (uint8_t)_dwt_otpread(VBAT_ADDRESS);
 8001366:	2008      	movs	r0, #8
 8001368:	f7ff ff06 	bl	8001178 <_dwt_otpread>
 800136c:	4602      	mov	r2, r0
 800136e:	4b27      	ldr	r3, [pc, #156]	@ (800140c <dwt_initialise+0x1bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	b2d2      	uxtb	r2, r2
 8001374:	729a      	strb	r2, [r3, #10]
  }
  if (!(mode & DWT_READ_OTP_TMP)) {
 8001376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137a:	2b00      	cmp	r3, #0
 800137c:	db07      	blt.n	800138e <dwt_initialise+0x13e>
    pdw3000local->tempP = (uint8_t)_dwt_otpread(VTEMP_ADDRESS);
 800137e:	2009      	movs	r0, #9
 8001380:	f7ff fefa 	bl	8001178 <_dwt_otpread>
 8001384:	4602      	mov	r2, r0
 8001386:	4b21      	ldr	r3, [pc, #132]	@ (800140c <dwt_initialise+0x1bc>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b2d2      	uxtb	r2, r2
 800138c:	72da      	strb	r2, [r3, #11]
  }
  
  if(pdw3000local->tempP == 0) {  //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 800138e:	4b1f      	ldr	r3, [pc, #124]	@ (800140c <dwt_initialise+0x1bc>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	7adb      	ldrb	r3, [r3, #11]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d103      	bne.n	80013a0 <dwt_initialise+0x150>
      pdw3000local->tempP = 0x85 ; //@temp of 20 deg
 8001398:	4b1c      	ldr	r3, [pc, #112]	@ (800140c <dwt_initialise+0x1bc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2285      	movs	r2, #133	@ 0x85
 800139e:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->vBatP == 0) {//if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 80013a0:	4b1a      	ldr	r3, [pc, #104]	@ (800140c <dwt_initialise+0x1bc>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	7a9b      	ldrb	r3, [r3, #10]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d103      	bne.n	80013b2 <dwt_initialise+0x162>
    pdw3000local->vBatP = 0x74 ;  //@Vref of 3.0V
 80013aa:	4b18      	ldr	r3, [pc, #96]	@ (800140c <dwt_initialise+0x1bc>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2274      	movs	r2, #116	@ 0x74
 80013b0:	729a      	strb	r2, [r3, #10]
  }

  pdw3000local->otprev = (uint8_t) _dwt_otpread(OTPREV_ADDRESS);
 80013b2:	201f      	movs	r0, #31
 80013b4:	f7ff fee0 	bl	8001178 <_dwt_otpread>
 80013b8:	4602      	mov	r2, r0
 80013ba:	4b14      	ldr	r3, [pc, #80]	@ (800140c <dwt_initialise+0x1bc>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	b2d2      	uxtb	r2, r2
 80013c0:	735a      	strb	r2, [r3, #13]

  pdw3000local->init_xtrim = _dwt_otpread(XTRIM_ADDRESS) & 0x7f;
 80013c2:	201e      	movs	r0, #30
 80013c4:	f7ff fed8 	bl	8001178 <_dwt_otpread>
 80013c8:	4603      	mov	r3, r0
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	4b0f      	ldr	r3, [pc, #60]	@ (800140c <dwt_initialise+0x1bc>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80013d4:	b2d2      	uxtb	r2, r2
 80013d6:	739a      	strb	r2, [r3, #14]

  if(pdw3000local->init_xtrim == 0) {
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <dwt_initialise+0x1bc>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	7b9b      	ldrb	r3, [r3, #14]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d106      	bne.n	80013f0 <dwt_initialise+0x1a0>
    pdw3000local->init_xtrim = 0x2E ; //set default value
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <dwt_initialise+0x1bc>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	222e      	movs	r2, #46	@ 0x2e
 80013e8:	739a      	strb	r2, [r3, #14]
    printf("XTRIM OTP READ FAIL\r\n");
 80013ea:	480a      	ldr	r0, [pc, #40]	@ (8001414 <dwt_initialise+0x1c4>)
 80013ec:	f009 fde2 	bl	800afb4 <puts>
  }

  dwt_write8bitoffsetreg(XTAL_ID, 0, pdw3000local->init_xtrim);
 80013f0:	4b06      	ldr	r3, [pc, #24]	@ (800140c <dwt_initialise+0x1bc>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	7b9b      	ldrb	r3, [r3, #14]
 80013f6:	461a      	mov	r2, r3
 80013f8:	2100      	movs	r1, #0
 80013fa:	4807      	ldr	r0, [pc, #28]	@ (8001418 <dwt_initialise+0x1c8>)
 80013fc:	f7ff fe28 	bl	8001050 <dwt_write8bitoffsetreg>

  return DWT_SUCCESS ;
 8001400:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001402:	4618      	mov	r0, r3
 8001404:	3714      	adds	r7, #20
 8001406:	46bd      	mov	sp, r7
 8001408:	bd90      	pop	{r4, r7, pc}
 800140a:	bf00      	nop
 800140c:	20000000 	.word	0x20000000
 8001410:	10000240 	.word	0x10000240
 8001414:	0800bd04 	.word	0x0800bd04
 8001418:	00090014 	.word	0x00090014

0800141c <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
  uint32_t reg;
  if (mode & DWT_LEDS_ENABLE) {
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	f003 0301 	and.w	r3, r3, #1
 800142c:	2b00      	cmp	r3, #0
 800142e:	d030      	beq.n	8001492 <dwt_setleds+0x76>
    // Set up MFIO for LED output.
    dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK), (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));
 8001430:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001434:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001438:	2100      	movs	r1, #0
 800143a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800143e:	f7ff fe1c 	bl	800107a <dwt_modify32bitoffsetreg>

    // Enable LP Oscillator to run from counter and turn on de-bounce clock.
    dwt_or32bitoffsetreg(CLK_CTRL_ID, 0, (CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));
 8001442:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 8001446:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800144a:	2100      	movs	r1, #0
 800144c:	481a      	ldr	r0, [pc, #104]	@ (80014b8 <dwt_setleds+0x9c>)
 800144e:	f7ff fe14 	bl	800107a <dwt_modify32bitoffsetreg>

    // Enable LEDs to blink and set default blink time.
    reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 8001452:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001456:	60fb      	str	r3, [r7, #12]
    // Make LEDs blink once if requested.
    if (mode & DWT_LEDS_INIT_BLINK) {
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <dwt_setleds+0x4e>
        reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8001468:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitreg(LED_CTRL_ID, reg);
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	2100      	movs	r1, #0
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <dwt_setleds+0xa0>)
 8001470:	f7ff fdad 	bl	8000fce <dwt_write32bitoffsetreg>
    // Clear force blink bits if needed.
    if(mode & DWT_LEDS_INIT_BLINK) {
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d018      	beq.n	80014b0 <dwt_setleds+0x94>
      reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001484:	60fb      	str	r3, [r7, #12]
      dwt_write32bitreg(LED_CTRL_ID, reg);
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	2100      	movs	r1, #0
 800148a:	480c      	ldr	r0, [pc, #48]	@ (80014bc <dwt_setleds+0xa0>)
 800148c:	f7ff fd9f 	bl	8000fce <dwt_write32bitoffsetreg>
  } else {
    // Clear the GPIO bits that are used for LED control.
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
  }
}
 8001490:	e00e      	b.n	80014b0 <dwt_setleds+0x94>
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
 8001492:	2300      	movs	r3, #0
 8001494:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001498:	2100      	movs	r1, #0
 800149a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 800149e:	f7ff fdec 	bl	800107a <dwt_modify32bitoffsetreg>
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
 80014a2:	2300      	movs	r3, #0
 80014a4:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 80014a8:	2100      	movs	r1, #0
 80014aa:	4804      	ldr	r0, [pc, #16]	@ (80014bc <dwt_setleds+0xa0>)
 80014ac:	f7ff fe19 	bl	80010e2 <dwt_modify16bitoffsetreg>
}
 80014b0:	bf00      	nop
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	00110004 	.word	0x00110004
 80014bc:	00110016 	.word	0x00110016

080014c0 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8_t *buffer, uint16_t length, uint16_t rxBufferOffset)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	460b      	mov	r3, r1
 80014ca:	807b      	strh	r3, [r7, #2]
 80014cc:	4613      	mov	r3, r2
 80014ce:	803b      	strh	r3, [r7, #0]
  uint32_t  rx_buff_addr;

  if (pdw3000local->dblbuffon == DBL_BUFF_ACCESS_BUFFER_1)  //if the flag is 0x3 we are reading from RX_BUFFER_1
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <dwt_readrxdata+0x78>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	7bdb      	ldrb	r3, [r3, #15]
 80014d6:	2b03      	cmp	r3, #3
 80014d8:	d103      	bne.n	80014e2 <dwt_readrxdata+0x22>
  {
    rx_buff_addr=RX_BUFFER_1_ID;
 80014da:	f44f 1398 	mov.w	r3, #1245184	@ 0x130000
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	e002      	b.n	80014e8 <dwt_readrxdata+0x28>
  }
  else //reading from RX_BUFFER_0 - also when non-double buffer mode
  {
    rx_buff_addr=RX_BUFFER_0_ID;
 80014e2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80014e6:	60fb      	str	r3, [r7, #12]
  }

  if ((rxBufferOffset + length) <= RX_BUFFER_MAX_LEN)
 80014e8:	883a      	ldrh	r2, [r7, #0]
 80014ea:	887b      	ldrh	r3, [r7, #2]
 80014ec:	4413      	add	r3, r2
 80014ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014f2:	da1d      	bge.n	8001530 <dwt_readrxdata+0x70>
  {
    if(rxBufferOffset <= REG_DIRECT_OFFSET_MAX_LEN)
 80014f4:	883b      	ldrh	r3, [r7, #0]
 80014f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80014f8:	d806      	bhi.n	8001508 <dwt_readrxdata+0x48>
    {
      /* Directly read data from the IC to the buffer */
      dwt_readfromdevice(rx_buff_addr,rxBufferOffset,length,buffer);
 80014fa:	887a      	ldrh	r2, [r7, #2]
 80014fc:	8839      	ldrh	r1, [r7, #0]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	68f8      	ldr	r0, [r7, #12]
 8001502:	f7ff fcfb 	bl	8000efc <dwt_readfromdevice>

      /* Indirectly read data from the IC to the buffer */
      dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
    }
  }
}
 8001506:	e013      	b.n	8001530 <dwt_readrxdata+0x70>
      dwt_write32bitreg(INDIRECT_ADDR_A_ID, (rx_buff_addr >> 16) );
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	0c1b      	lsrs	r3, r3, #16
 800150c:	461a      	mov	r2, r3
 800150e:	2100      	movs	r1, #0
 8001510:	480a      	ldr	r0, [pc, #40]	@ (800153c <dwt_readrxdata+0x7c>)
 8001512:	f7ff fd5c 	bl	8000fce <dwt_write32bitoffsetreg>
      dwt_write32bitreg(ADDR_OFFSET_A_ID,   rxBufferOffset);
 8001516:	883b      	ldrh	r3, [r7, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	2100      	movs	r1, #0
 800151c:	4808      	ldr	r0, [pc, #32]	@ (8001540 <dwt_readrxdata+0x80>)
 800151e:	f7ff fd56 	bl	8000fce <dwt_write32bitoffsetreg>
      dwt_readfromdevice(INDIRECT_POINTER_A_ID, 0, length, buffer);
 8001522:	887a      	ldrh	r2, [r7, #2]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2100      	movs	r1, #0
 8001528:	f44f 10e8 	mov.w	r0, #1900544	@ 0x1d0000
 800152c:	f7ff fce6 	bl	8000efc <dwt_readfromdevice>
}
 8001530:	bf00      	nop
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000000 	.word	0x20000000
 800153c:	001f0004 	.word	0x001f0004
 8001540:	001f0008 	.word	0x001f0008

08001544 <get_sts_mnth>:

static uint16_t get_sts_mnth (uint16_t cipher, uint8_t threshold, uint8_t shift_val)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	80fb      	strh	r3, [r7, #6]
 800154e:	460b      	mov	r3, r1
 8001550:	717b      	strb	r3, [r7, #5]
 8001552:	4613      	mov	r3, r2
 8001554:	713b      	strb	r3, [r7, #4]
    uint32_t  value;
    uint16_t  mod_val;

    value = cipher* (uint32_t)threshold;
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	797a      	ldrb	r2, [r7, #5]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	60fb      	str	r3, [r7, #12]
    if (shift_val == 3)
 8001560:	793b      	ldrb	r3, [r7, #4]
 8001562:	2b03      	cmp	r3, #3
 8001564:	d107      	bne.n	8001576 <get_sts_mnth+0x32>
    {
        value *= SQRT_FACTOR;//Factor to sqrt(2)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	22b5      	movs	r2, #181	@ 0xb5
 800156a:	fb02 f303 	mul.w	r3, r2, r3
 800156e:	60fb      	str	r3, [r7, #12]
        value >>= SQRT_SHIFT_VAL;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	09db      	lsrs	r3, r3, #7
 8001574:	60fb      	str	r3, [r7, #12]
    }

    mod_val = value % MOD_VALUE+ HALF_MOD;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	b29b      	uxth	r3, r3
 800157a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800157e:	b29b      	uxth	r3, r3
 8001580:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001584:	817b      	strh	r3, [r7, #10]
    value >>= SHIFT_VALUE;
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	0adb      	lsrs	r3, r3, #11
 800158a:	60fb      	str	r3, [r7, #12]
    /* Check if modulo greater than MOD_VALUE, if yes add 1 */
    if (mod_val >= MOD_VALUE)
 800158c:	897b      	ldrh	r3, [r7, #10]
 800158e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001592:	d302      	bcc.n	800159a <get_sts_mnth+0x56>
  {
        value += 1;
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	3301      	adds	r3, #1
 8001598:	60fb      	str	r3, [r7, #12]
  }

    return (uint16_t)value;
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	b29b      	uxth	r3, r3
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3714      	adds	r7, #20
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <dwt_setplenfine>:
* output parameters
*
* no return value
*/
void dwt_setplenfine(uint8_t preambleLength)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
    dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	461a      	mov	r2, r3
 80015b8:	2101      	movs	r1, #1
 80015ba:	2028      	movs	r0, #40	@ 0x28
 80015bc:	f7ff fd48 	bl	8001050 <dwt_write8bitoffsetreg>
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <dwt_setdwstate>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(uint8_t state)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
    if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d109      	bne.n	80015ec <dwt_setdwstate+0x24>
    //NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
    {
        //switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
        dwt_force_clocks(FORCE_CLK_AUTO);
 80015d8:	2005      	movs	r0, #5
 80015da:	f000 f83f 	bl	800165c <dwt_force_clocks>
        dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 80015de:	2301      	movs	r3, #1
 80015e0:	22ff      	movs	r2, #255	@ 0xff
 80015e2:	2101      	movs	r1, #1
 80015e4:	481b      	ldr	r0, [pc, #108]	@ (8001654 <dwt_setdwstate+0x8c>)
 80015e6:	f7ff fda7 	bl	8001138 <dwt_modify8bitoffsetreg>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
        //clear the auto INIT2IDLE bit and set FORCE2INIT
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
  }
}
 80015ea:	e02e      	b.n	800164a <dwt_setdwstate+0x82>
    else if(state == DWT_DW_IDLE_RC)  //Change state to IDLE_RC and clear auto INIT2IDLE bit
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d117      	bne.n	8001622 <dwt_setdwstate+0x5a>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 80015f2:	2303      	movs	r3, #3
 80015f4:	22ff      	movs	r2, #255	@ 0xff
 80015f6:	2100      	movs	r1, #0
 80015f8:	4817      	ldr	r0, [pc, #92]	@ (8001658 <dwt_setdwstate+0x90>)
 80015fa:	f7ff fd9d 	bl	8001138 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 80015fe:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001602:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001606:	2100      	movs	r1, #0
 8001608:	4812      	ldr	r0, [pc, #72]	@ (8001654 <dwt_setdwstate+0x8c>)
 800160a:	f7ff fd36 	bl	800107a <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 800160e:	2300      	movs	r3, #0
 8001610:	227f      	movs	r2, #127	@ 0x7f
 8001612:	2102      	movs	r1, #2
 8001614:	480f      	ldr	r0, [pc, #60]	@ (8001654 <dwt_setdwstate+0x8c>)
 8001616:	f7ff fd8f 	bl	8001138 <dwt_modify8bitoffsetreg>
        dwt_force_clocks(FORCE_CLK_AUTO);
 800161a:	2005      	movs	r0, #5
 800161c:	f000 f81e 	bl	800165c <dwt_force_clocks>
}
 8001620:	e013      	b.n	800164a <dwt_setdwstate+0x82>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8001622:	2301      	movs	r3, #1
 8001624:	22ff      	movs	r2, #255	@ 0xff
 8001626:	2100      	movs	r1, #0
 8001628:	480b      	ldr	r0, [pc, #44]	@ (8001658 <dwt_setdwstate+0x90>)
 800162a:	f7ff fd85 	bl	8001138 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 800162e:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001632:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001636:	2100      	movs	r1, #0
 8001638:	4806      	ldr	r0, [pc, #24]	@ (8001654 <dwt_setdwstate+0x8c>)
 800163a:	f7ff fd1e 	bl	800107a <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 800163e:	2300      	movs	r3, #0
 8001640:	227f      	movs	r2, #127	@ 0x7f
 8001642:	2102      	movs	r1, #2
 8001644:	4803      	ldr	r0, [pc, #12]	@ (8001654 <dwt_setdwstate+0x8c>)
 8001646:	f7ff fd77 	bl	8001138 <dwt_modify8bitoffsetreg>
}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	00110008 	.word	0x00110008
 8001658:	00110004 	.word	0x00110004

0800165c <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */
void dwt_force_clocks(int clocks)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

    if (clocks == FORCE_CLK_SYS_TX)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d110      	bne.n	800168c <dwt_force_clocks+0x30>
    {
        uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK | CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;
 800166a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800166e:	81fb      	strh	r3, [r7, #14]

        //SYS_CLK_SEL = PLL
        regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL) << CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;
 8001670:	89fb      	ldrh	r3, [r7, #14]
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	81fb      	strh	r3, [r7, #14]

        //TX_CLK_SEL = ON
        regvalue0 |= ((uint16_t) FORCE_CLK_PLL) << CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;
 8001678:	89fb      	ldrh	r3, [r7, #14]
 800167a:	f043 0320 	orr.w	r3, r3, #32
 800167e:	81fb      	strh	r3, [r7, #14]

        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8001680:	89fb      	ldrh	r3, [r7, #14]
 8001682:	461a      	mov	r2, r3
 8001684:	2100      	movs	r1, #0
 8001686:	4808      	ldr	r0, [pc, #32]	@ (80016a8 <dwt_force_clocks+0x4c>)
 8001688:	f7ff fcc7 	bl	800101a <dwt_write16bitoffsetreg>

    }

    if (clocks == FORCE_CLK_AUTO)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	2b05      	cmp	r3, #5
 8001690:	d105      	bne.n	800169e <dwt_force_clocks+0x42>
    {
        //Restore auto clock mode
        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS);  //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 8001692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001696:	2100      	movs	r1, #0
 8001698:	4803      	ldr	r0, [pc, #12]	@ (80016a8 <dwt_force_clocks+0x4c>)
 800169a:	f7ff fcbe 	bl	800101a <dwt_write16bitoffsetreg>
    }

} // end dwt_force_clocks()
 800169e:	bf00      	nop
 80016a0:	3710      	adds	r7, #16
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	00110004 	.word	0x00110004

080016ac <_dwt_kick_dgc_on_wakeup>:
*
* no return value
*/
static
void _dwt_kick_dgc_on_wakeup(int8_t channel)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
    /* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
    if (channel == 5)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d107      	bne.n	80016ce <_dwt_kick_dgc_on_wakeup+0x22>
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80016be:	2340      	movs	r3, #64	@ 0x40
 80016c0:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80016c4:	2100      	movs	r1, #0
 80016c6:	480a      	ldr	r0, [pc, #40]	@ (80016f0 <_dwt_kick_dgc_on_wakeup+0x44>)
 80016c8:	f7ff fcd7 	bl	800107a <dwt_modify32bitoffsetreg>
    else if (channel == 9)
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
                (DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET) | OTP_CFG_DGC_KICK_BIT_MASK);
    }
}
 80016cc:	e00b      	b.n	80016e6 <_dwt_kick_dgc_on_wakeup+0x3a>
    else if (channel == 9)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	2b09      	cmp	r3, #9
 80016d4:	d107      	bne.n	80016e6 <_dwt_kick_dgc_on_wakeup+0x3a>
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 80016d6:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 80016da:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 80016de:	2100      	movs	r1, #0
 80016e0:	4803      	ldr	r0, [pc, #12]	@ (80016f0 <_dwt_kick_dgc_on_wakeup+0x44>)
 80016e2:	f7ff fcca 	bl	800107a <dwt_modify32bitoffsetreg>
}
 80016e6:	bf00      	nop
 80016e8:	3708      	adds	r7, #8
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	000b0008 	.word	0x000b0008

080016f4 <dwt_configmrxlut>:
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(uint8_t channel)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	@ 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
  uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	60fb      	str	r3, [r7, #12]

    if (channel == 5)
 8001702:	79fb      	ldrb	r3, [r7, #7]
 8001704:	2b05      	cmp	r3, #5
 8001706:	d10e      	bne.n	8001726 <dwt_configmrxlut+0x32>
    {
        lut0 = (uint32_t)CH5_DGC_LUT_0;
 8001708:	4b26      	ldr	r3, [pc, #152]	@ (80017a4 <dwt_configmrxlut+0xb0>)
 800170a:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH5_DGC_LUT_1;
 800170c:	4b26      	ldr	r3, [pc, #152]	@ (80017a8 <dwt_configmrxlut+0xb4>)
 800170e:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH5_DGC_LUT_2;
 8001710:	4b26      	ldr	r3, [pc, #152]	@ (80017ac <dwt_configmrxlut+0xb8>)
 8001712:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH5_DGC_LUT_3;
 8001714:	4b26      	ldr	r3, [pc, #152]	@ (80017b0 <dwt_configmrxlut+0xbc>)
 8001716:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH5_DGC_LUT_4;
 8001718:	4b26      	ldr	r3, [pc, #152]	@ (80017b4 <dwt_configmrxlut+0xc0>)
 800171a:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH5_DGC_LUT_5;
 800171c:	4b26      	ldr	r3, [pc, #152]	@ (80017b8 <dwt_configmrxlut+0xc4>)
 800171e:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH5_DGC_LUT_6;
 8001720:	4b26      	ldr	r3, [pc, #152]	@ (80017bc <dwt_configmrxlut+0xc8>)
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	e00d      	b.n	8001742 <dwt_configmrxlut+0x4e>
    }
    else
    {
        lut0 = (uint32_t)CH9_DGC_LUT_0;
 8001726:	4b26      	ldr	r3, [pc, #152]	@ (80017c0 <dwt_configmrxlut+0xcc>)
 8001728:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH9_DGC_LUT_1;
 800172a:	4b26      	ldr	r3, [pc, #152]	@ (80017c4 <dwt_configmrxlut+0xd0>)
 800172c:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH9_DGC_LUT_2;
 800172e:	4b26      	ldr	r3, [pc, #152]	@ (80017c8 <dwt_configmrxlut+0xd4>)
 8001730:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH9_DGC_LUT_3;
 8001732:	4b26      	ldr	r3, [pc, #152]	@ (80017cc <dwt_configmrxlut+0xd8>)
 8001734:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH9_DGC_LUT_4;
 8001736:	4b26      	ldr	r3, [pc, #152]	@ (80017d0 <dwt_configmrxlut+0xdc>)
 8001738:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH9_DGC_LUT_5;
 800173a:	4b26      	ldr	r3, [pc, #152]	@ (80017d4 <dwt_configmrxlut+0xe0>)
 800173c:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH9_DGC_LUT_6;
 800173e:	4b25      	ldr	r3, [pc, #148]	@ (80017d4 <dwt_configmrxlut+0xe0>)
 8001740:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 8001742:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001744:	2100      	movs	r1, #0
 8001746:	4824      	ldr	r0, [pc, #144]	@ (80017d8 <dwt_configmrxlut+0xe4>)
 8001748:	f7ff fc41 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 800174c:	6a3a      	ldr	r2, [r7, #32]
 800174e:	2100      	movs	r1, #0
 8001750:	4822      	ldr	r0, [pc, #136]	@ (80017dc <dwt_configmrxlut+0xe8>)
 8001752:	f7ff fc3c 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8001756:	69fa      	ldr	r2, [r7, #28]
 8001758:	2100      	movs	r1, #0
 800175a:	4821      	ldr	r0, [pc, #132]	@ (80017e0 <dwt_configmrxlut+0xec>)
 800175c:	f7ff fc37 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 8001760:	69ba      	ldr	r2, [r7, #24]
 8001762:	2100      	movs	r1, #0
 8001764:	481f      	ldr	r0, [pc, #124]	@ (80017e4 <dwt_configmrxlut+0xf0>)
 8001766:	f7ff fc32 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	2100      	movs	r1, #0
 800176e:	481e      	ldr	r0, [pc, #120]	@ (80017e8 <dwt_configmrxlut+0xf4>)
 8001770:	f7ff fc2d 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8001774:	693a      	ldr	r2, [r7, #16]
 8001776:	2100      	movs	r1, #0
 8001778:	481c      	ldr	r0, [pc, #112]	@ (80017ec <dwt_configmrxlut+0xf8>)
 800177a:	f7ff fc28 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	2100      	movs	r1, #0
 8001782:	481b      	ldr	r0, [pc, #108]	@ (80017f0 <dwt_configmrxlut+0xfc>)
 8001784:	f7ff fc23 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8001788:	4a1a      	ldr	r2, [pc, #104]	@ (80017f4 <dwt_configmrxlut+0x100>)
 800178a:	2100      	movs	r1, #0
 800178c:	481a      	ldr	r0, [pc, #104]	@ (80017f8 <dwt_configmrxlut+0x104>)
 800178e:	f7ff fc1e 	bl	8000fce <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 8001792:	4a1a      	ldr	r2, [pc, #104]	@ (80017fc <dwt_configmrxlut+0x108>)
 8001794:	2100      	movs	r1, #0
 8001796:	481a      	ldr	r0, [pc, #104]	@ (8001800 <dwt_configmrxlut+0x10c>)
 8001798:	f7ff fc19 	bl	8000fce <dwt_write32bitoffsetreg>
}
 800179c:	bf00      	nop
 800179e:	3728      	adds	r7, #40	@ 0x28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	0001c0fd 	.word	0x0001c0fd
 80017a8:	0001c43e 	.word	0x0001c43e
 80017ac:	0001c6be 	.word	0x0001c6be
 80017b0:	0001c77e 	.word	0x0001c77e
 80017b4:	0001cf36 	.word	0x0001cf36
 80017b8:	0001cfb5 	.word	0x0001cfb5
 80017bc:	0001cff5 	.word	0x0001cff5
 80017c0:	0002a8fe 	.word	0x0002a8fe
 80017c4:	0002ac36 	.word	0x0002ac36
 80017c8:	0002a5fe 	.word	0x0002a5fe
 80017cc:	0002af3e 	.word	0x0002af3e
 80017d0:	0002af7d 	.word	0x0002af7d
 80017d4:	0002afb5 	.word	0x0002afb5
 80017d8:	00030038 	.word	0x00030038
 80017dc:	0003003c 	.word	0x0003003c
 80017e0:	00030040 	.word	0x00030040
 80017e4:	00030044 	.word	0x00030044
 80017e8:	00030048 	.word	0x00030048
 80017ec:	0003004c 	.word	0x0003004c
 80017f0:	00030050 	.word	0x00030050
 80017f4:	10000240 	.word	0x10000240
 80017f8:	0003001c 	.word	0x0003001c
 80017fc:	1b6da489 	.word	0x1b6da489
 8001800:	00030020 	.word	0x00030020

08001804 <dwt_pgf_cal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(uint8_t ldoen)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    uint16_t val;

    //PGF needs LDOs turned on - ensure PGF LDOs are enabled
    if (ldoen == 1)
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d10d      	bne.n	8001830 <dwt_pgf_cal+0x2c>
    {
        val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 8001814:	2100      	movs	r1, #0
 8001816:	480f      	ldr	r0, [pc, #60]	@ (8001854 <dwt_pgf_cal+0x50>)
 8001818:	f7ff fbab 	bl	8000f72 <dwt_read16bitoffsetreg>
 800181c:	4603      	mov	r3, r0
 800181e:	81fb      	strh	r3, [r7, #14]

        dwt_or16bitoffsetreg(LDO_CTRL_ID, 0, (
 8001820:	f240 1305 	movw	r3, #261	@ 0x105
 8001824:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001828:	2100      	movs	r1, #0
 800182a:	480a      	ldr	r0, [pc, #40]	@ (8001854 <dwt_pgf_cal+0x50>)
 800182c:	f7ff fc59 	bl	80010e2 <dwt_modify16bitoffsetreg>
            LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK |
            LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
    }

    //Run PGF Cal
    temp = dwt_run_pgfcal();
 8001830:	f000 f812 	bl	8001858 <dwt_run_pgfcal>
 8001834:	4603      	mov	r3, r0
 8001836:	737b      	strb	r3, [r7, #13]

    //Turn off RX LDOs if previously off
    if (ldoen == 1)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d105      	bne.n	800184a <dwt_pgf_cal+0x46>
    {
        dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 800183e:	89fa      	ldrh	r2, [r7, #14]
 8001840:	2300      	movs	r3, #0
 8001842:	2100      	movs	r1, #0
 8001844:	4803      	ldr	r0, [pc, #12]	@ (8001854 <dwt_pgf_cal+0x50>)
 8001846:	f7ff fc4c 	bl	80010e2 <dwt_modify16bitoffsetreg>
    }
    return temp;
 800184a:	7b7b      	ldrb	r3, [r7, #13]
}
 800184c:	4618      	mov	r0, r3
 800184e:	3710      	adds	r7, #16
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	00070048 	.word	0x00070048

08001858 <dwt_run_pgfcal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
    int result = DWT_SUCCESS;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
    uint32_t    data;
    uint32_t    val = 0;
 8001862:	2300      	movs	r3, #0
 8001864:	607b      	str	r3, [r7, #4]
    uint8_t     cnt,flag;
    //put into cal mode
    //Turn on delay mode
    data = (((uint32_t)0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET) | (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
 8001866:	4b33      	ldr	r3, [pc, #204]	@ (8001934 <dwt_run_pgfcal+0xdc>)
 8001868:	603b      	str	r3, [r7, #0]
    dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 800186a:	683a      	ldr	r2, [r7, #0]
 800186c:	2100      	movs	r1, #0
 800186e:	4832      	ldr	r0, [pc, #200]	@ (8001938 <dwt_run_pgfcal+0xe0>)
 8001870:	f7ff fbad 	bl	8000fce <dwt_write32bitoffsetreg>
    // Trigger PGF Cal
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8001874:	2310      	movs	r3, #16
 8001876:	22ff      	movs	r2, #255	@ 0xff
 8001878:	2100      	movs	r1, #0
 800187a:	482f      	ldr	r0, [pc, #188]	@ (8001938 <dwt_run_pgfcal+0xe0>)
 800187c:	f7ff fc5c 	bl	8001138 <dwt_modify8bitoffsetreg>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 8001880:	2301      	movs	r3, #1
 8001882:	72bb      	strb	r3, [r7, #10]
 8001884:	2300      	movs	r3, #0
 8001886:	72fb      	strb	r3, [r7, #11]
 8001888:	e012      	b.n	80018b0 <dwt_run_pgfcal+0x58>
    {
        HAL_Delay(1);
 800188a:	2001      	movs	r0, #1
 800188c:	f001 fa18 	bl	8002cc0 <HAL_Delay>
        if(dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1)
 8001890:	2100      	movs	r1, #0
 8001892:	482a      	ldr	r0, [pc, #168]	@ (800193c <dwt_run_pgfcal+0xe4>)
 8001894:	f7ff fb87 	bl	8000fa6 <dwt_read8bitoffsetreg>
 8001898:	4603      	mov	r3, r0
 800189a:	2b01      	cmp	r3, #1
 800189c:	d105      	bne.n	80018aa <dwt_run_pgfcal+0x52>
        {//PGF cal is complete
      printf("PGF cal complete..\r\n");
 800189e:	4828      	ldr	r0, [pc, #160]	@ (8001940 <dwt_run_pgfcal+0xe8>)
 80018a0:	f009 fb88 	bl	800afb4 <puts>
            flag=0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	72bb      	strb	r3, [r7, #10]
            break;
 80018a8:	e005      	b.n	80018b6 <dwt_run_pgfcal+0x5e>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 80018aa:	7afb      	ldrb	r3, [r7, #11]
 80018ac:	3301      	adds	r3, #1
 80018ae:	72fb      	strb	r3, [r7, #11]
 80018b0:	7afb      	ldrb	r3, [r7, #11]
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d9e9      	bls.n	800188a <dwt_run_pgfcal+0x32>
        }
    }
    if (flag)
 80018b6:	7abb      	ldrb	r3, [r7, #10]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d005      	beq.n	80018c8 <dwt_run_pgfcal+0x70>
    {
    	printf("PGF CAL ERROR\r\n");
 80018bc:	4821      	ldr	r0, [pc, #132]	@ (8001944 <dwt_run_pgfcal+0xec>)
 80018be:	f009 fb79 	bl	800afb4 <puts>
        result = DWT_ERROR;
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80018c6:	60fb      	str	r3, [r7, #12]
    }

    // Put into normal mode
    dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2100      	movs	r1, #0
 80018cc:	481a      	ldr	r0, [pc, #104]	@ (8001938 <dwt_run_pgfcal+0xe0>)
 80018ce:	f7ff fbbf 	bl	8001050 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 80018d2:	2201      	movs	r2, #1
 80018d4:	2100      	movs	r1, #0
 80018d6:	4819      	ldr	r0, [pc, #100]	@ (800193c <dwt_run_pgfcal+0xe4>)
 80018d8:	f7ff fbba 	bl	8001050 <dwt_write8bitoffsetreg>
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 80018dc:	2301      	movs	r3, #1
 80018de:	22ff      	movs	r2, #255	@ 0xff
 80018e0:	2102      	movs	r1, #2
 80018e2:	4815      	ldr	r0, [pc, #84]	@ (8001938 <dwt_run_pgfcal+0xe0>)
 80018e4:	f7ff fc28 	bl	8001138 <dwt_modify8bitoffsetreg>
    val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 80018e8:	2100      	movs	r1, #0
 80018ea:	4817      	ldr	r0, [pc, #92]	@ (8001948 <dwt_run_pgfcal+0xf0>)
 80018ec:	f7ff fb1b 	bl	8000f26 <dwt_read32bitoffsetreg>
 80018f0:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d105      	bne.n	8001908 <dwt_run_pgfcal+0xb0>
    {
        //PGF I Cal Fail
    	printf("PGF I CAL ERROR\r\n");
 80018fc:	4813      	ldr	r0, [pc, #76]	@ (800194c <dwt_run_pgfcal+0xf4>)
 80018fe:	f009 fb59 	bl	800afb4 <puts>
        result = DWT_ERROR;
 8001902:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001906:	60fb      	str	r3, [r7, #12]
    }
    val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 8001908:	2100      	movs	r1, #0
 800190a:	4811      	ldr	r0, [pc, #68]	@ (8001950 <dwt_run_pgfcal+0xf8>)
 800190c:	f7ff fb0b 	bl	8000f26 <dwt_read32bitoffsetreg>
 8001910:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 8001918:	4293      	cmp	r3, r2
 800191a:	d105      	bne.n	8001928 <dwt_run_pgfcal+0xd0>
    {
        //PGF Q Cal Fail
    	printf("PGF Q CAL ERROR\r\n");
 800191c:	480d      	ldr	r0, [pc, #52]	@ (8001954 <dwt_run_pgfcal+0xfc>)
 800191e:	f009 fb49 	bl	800afb4 <puts>
        result = DWT_ERROR;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001926:	60fb      	str	r3, [r7, #12]
    }

    return result;
 8001928:	68fb      	ldr	r3, [r7, #12]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	00020001 	.word	0x00020001
 8001938:	0004000c 	.word	0x0004000c
 800193c:	00040020 	.word	0x00040020
 8001940:	0800bd1c 	.word	0x0800bd1c
 8001944:	0800bd30 	.word	0x0800bd30
 8001948:	00040014 	.word	0x00040014
 800194c:	0800bd40 	.word	0x0800bd40
 8001950:	0004001c 	.word	0x0004001c
 8001954:	0800bd54 	.word	0x0800bd54

08001958 <dwt_configure>:
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_configure(dwt_config_t *config)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08a      	sub	sp, #40	@ 0x28
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
    uint8_t chan = config->chan,cnt,flag;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	767b      	strb	r3, [r7, #25]
    uint32_t temp;
    uint8_t scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	791b      	ldrb	r3, [r3, #4]
 800196a:	2b18      	cmp	r3, #24
 800196c:	d803      	bhi.n	8001976 <dwt_configure+0x1e>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	78db      	ldrb	r3, [r3, #3]
 8001972:	2b18      	cmp	r3, #24
 8001974:	d901      	bls.n	800197a <dwt_configure+0x22>
 8001976:	2301      	movs	r3, #1
 8001978:	e000      	b.n	800197c <dwt_configure+0x24>
 800197a:	2300      	movs	r3, #0
 800197c:	763b      	strb	r3, [r7, #24]
    uint8_t mode = (config->phrMode == DWT_PHRMODE_EXT) ? SYS_CFG_PHR_MODE_BIT_MASK : 0;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	79db      	ldrb	r3, [r3, #7]
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <dwt_configure+0x32>
 8001986:	2310      	movs	r3, #16
 8001988:	e000      	b.n	800198c <dwt_configure+0x34>
 800198a:	2300      	movs	r3, #0
 800198c:	75fb      	strb	r3, [r7, #23]
    uint16_t sts_len;
    int error = DWT_SUCCESS;
 800198e:	2300      	movs	r3, #0
 8001990:	613b      	str	r3, [r7, #16]
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == (DWT_STS_MODE_ND | DWT_STS_MODE_SDC))
        || ((config->stsMode & DWT_STS_CONFIG_MASK) == DWT_STS_CONFIG_MASK));
#endif
    int preamble_len;

    switch (config->txPreambLength)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	785b      	ldrb	r3, [r3, #1]
 8001996:	3b01      	subs	r3, #1
 8001998:	2b06      	cmp	r3, #6
 800199a:	d81d      	bhi.n	80019d8 <dwt_configure+0x80>
 800199c:	a201      	add	r2, pc, #4	@ (adr r2, 80019a4 <dwt_configure+0x4c>)
 800199e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a2:	bf00      	nop
 80019a4:	080019c7 	.word	0x080019c7
 80019a8:	080019d9 	.word	0x080019d9
 80019ac:	080019d9 	.word	0x080019d9
 80019b0:	080019c1 	.word	0x080019c1
 80019b4:	080019d3 	.word	0x080019d3
 80019b8:	080019d9 	.word	0x080019d9
 80019bc:	080019cd 	.word	0x080019cd
    {
    case DWT_PLEN_32:
        preamble_len = 32;
 80019c0:	2320      	movs	r3, #32
 80019c2:	61fb      	str	r3, [r7, #28]
        break;
 80019c4:	e00c      	b.n	80019e0 <dwt_configure+0x88>
    case DWT_PLEN_64:
        preamble_len = 64;
 80019c6:	2340      	movs	r3, #64	@ 0x40
 80019c8:	61fb      	str	r3, [r7, #28]
        break;
 80019ca:	e009      	b.n	80019e0 <dwt_configure+0x88>
    case DWT_PLEN_72:
        preamble_len = 72;
 80019cc:	2348      	movs	r3, #72	@ 0x48
 80019ce:	61fb      	str	r3, [r7, #28]
        break;
 80019d0:	e006      	b.n	80019e0 <dwt_configure+0x88>
    case DWT_PLEN_128:
        preamble_len = 128;
 80019d2:	2380      	movs	r3, #128	@ 0x80
 80019d4:	61fb      	str	r3, [r7, #28]
        break;
 80019d6:	e003      	b.n	80019e0 <dwt_configure+0x88>
    default:
        preamble_len = 256;
 80019d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019dc:	61fb      	str	r3, [r7, #28]
        break;
 80019de:	bf00      	nop
    }

    pdw3000local->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3));  //clear the sleep mode ALT_OPS bit
 80019e0:	4ba5      	ldr	r3, [pc, #660]	@ (8001c78 <dwt_configure+0x320>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	8a1a      	ldrh	r2, [r3, #16]
 80019e6:	4ba4      	ldr	r3, [pc, #656]	@ (8001c78 <dwt_configure+0x320>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80019ee:	b292      	uxth	r2, r2
 80019f0:	821a      	strh	r2, [r3, #16]
    pdw3000local->longFrames = config->phrMode ;
 80019f2:	4ba1      	ldr	r3, [pc, #644]	@ (8001c78 <dwt_configure+0x320>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	79d2      	ldrb	r2, [r2, #7]
 80019fa:	731a      	strb	r2, [r3, #12]
    sts_len=GET_STS_REG_SET_VALUE((uint16_t)(config->stsLength));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	7b5b      	ldrb	r3, [r3, #13]
 8001a00:	3302      	adds	r3, #2
 8001a02:	2201      	movs	r2, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	81fb      	strh	r3, [r7, #14]
    pdw3000local->ststhreshold = (int16_t)((((uint32_t)sts_len) * 8) * STSQUAL_THRESH_64);
 8001a0a:	89fb      	ldrh	r3, [r7, #14]
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a16:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001c7c <dwt_configure+0x324>
 8001a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a22:	ee17 3a90 	vmov	r3, s15
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	4b93      	ldr	r3, [pc, #588]	@ (8001c78 <dwt_configure+0x320>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	b292      	uxth	r2, r2
 8001a2e:	825a      	strh	r2, [r3, #18]
    pdw3000local->stsconfig = config->stsMode;
 8001a30:	4b91      	ldr	r3, [pc, #580]	@ (8001c78 <dwt_configure+0x320>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	687a      	ldr	r2, [r7, #4]
 8001a36:	7b12      	ldrb	r2, [r2, #12]
 8001a38:	755a      	strb	r2, [r3, #21]
    /////////////////////////////////////////////////////////////////////////
    //SYS_CFG
    //clear the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    //then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
        ((uint32_t)config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	7b9b      	ldrb	r3, [r3, #14]
 8001a3e:	041a      	lsls	r2, r3, #16
        | ((uint16_t)config->stsMode & DWT_STS_CONFIG_MASK) << SYS_CFG_CP_SPC_BIT_OFFSET
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	7b1b      	ldrb	r3, [r3, #12]
 8001a44:	031b      	lsls	r3, r3, #12
 8001a46:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
 8001a4a:	431a      	orrs	r2, r3
        | (SYS_CFG_PHR_6M8_BIT_MASK & ((uint32_t)config->phrRate << SYS_CFG_PHR_6M8_BIT_OFFSET))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	7a1b      	ldrb	r3, [r3, #8]
 8001a50:	015b      	lsls	r3, r3, #5
 8001a52:	f003 0320 	and.w	r3, r3, #32
 8001a56:	431a      	orrs	r2, r3
    dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
 8001a58:	7dfb      	ldrb	r3, [r7, #23]
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	4a88      	ldr	r2, [pc, #544]	@ (8001c80 <dwt_configure+0x328>)
 8001a5e:	2100      	movs	r1, #0
 8001a60:	2010      	movs	r0, #16
 8001a62:	f7ff fb0a 	bl	800107a <dwt_modify32bitoffsetreg>
        | mode);

    if (scp)
 8001a66:	7e3b      	ldrb	r3, [r7, #24]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d027      	beq.n	8001abc <dwt_configure+0x164>
    {
        //configure OPS tables for SCP mode
        pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1;  //configure correct OPS table is kicked on wakeup
 8001a6c:	4b82      	ldr	r3, [pc, #520]	@ (8001c78 <dwt_configure+0x320>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	8a1a      	ldrh	r2, [r3, #16]
 8001a72:	4b81      	ldr	r3, [pc, #516]	@ (8001c78 <dwt_configure+0x320>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 8001a7a:	b292      	uxth	r2, r2
 8001a7c:	821a      	strh	r2, [r3, #16]
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);
 8001a7e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001a82:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001a86:	2100      	movs	r1, #0
 8001a88:	487e      	ldr	r0, [pc, #504]	@ (8001c84 <dwt_configure+0x32c>)
 8001a8a:	f7ff faf6 	bl	800107a <dwt_modify32bitoffsetreg>

        dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP);       //Set this if Ipatov analysis is used in SCP mode
 8001a8e:	f240 3206 	movw	r2, #774	@ 0x306
 8001a92:	2100      	movs	r1, #0
 8001a94:	487c      	ldr	r0, [pc, #496]	@ (8001c88 <dwt_configure+0x330>)
 8001a96:	f7ff fa9a 	bl	8000fce <dwt_write32bitoffsetreg>
        dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 8001aa2:	f7ff fa94 	bl	8000fce <dwt_write32bitoffsetreg>

        dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 8001aa6:	4a79      	ldr	r2, [pc, #484]	@ (8001c8c <dwt_configure+0x334>)
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4879      	ldr	r0, [pc, #484]	@ (8001c90 <dwt_configure+0x338>)
 8001aac:	f7ff fa8f 	bl	8000fce <dwt_write32bitoffsetreg>
        dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 8001ab0:	229d      	movs	r2, #157	@ 0x9d
 8001ab2:	2100      	movs	r1, #0
 8001ab4:	4877      	ldr	r0, [pc, #476]	@ (8001c94 <dwt_configure+0x33c>)
 8001ab6:	f7ff facb 	bl	8001050 <dwt_write8bitoffsetreg>
 8001aba:	e052      	b.n	8001b62 <dwt_configure+0x20a>
    }
    else
    {
        uint16_t sts_mnth;
        if (config->stsMode != DWT_STS_MODE_OFF)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	7b1b      	ldrb	r3, [r3, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d031      	beq.n	8001b28 <dwt_configure+0x1d0>
        {  
            //configure CIA STS lower bound
            if ((config->pdoaMode == DWT_PDOA_M1) || (config->pdoaMode == DWT_PDOA_M0))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	7b9b      	ldrb	r3, [r3, #14]
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d003      	beq.n	8001ad4 <dwt_configure+0x17c>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	7b9b      	ldrb	r3, [r3, #14]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d10d      	bne.n	8001af0 <dwt_configure+0x198>
            {
                //In PDOA mode 1, number of accumulated symbols is the whole length of the STS
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 3);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	7b5b      	ldrb	r3, [r3, #13]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b6f      	ldr	r3, [pc, #444]	@ (8001c98 <dwt_configure+0x340>)
 8001adc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001ae0:	2203      	movs	r2, #3
 8001ae2:	2110      	movs	r1, #16
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff fd2d 	bl	8001544 <get_sts_mnth>
 8001aea:	4603      	mov	r3, r0
 8001aec:	837b      	strh	r3, [r7, #26]
 8001aee:	e00c      	b.n	8001b0a <dwt_configure+0x1b2>
            }
            else
            {
                //In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
                sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 4);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7b5b      	ldrb	r3, [r3, #13]
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b68      	ldr	r3, [pc, #416]	@ (8001c98 <dwt_configure+0x340>)
 8001af8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001afc:	2204      	movs	r2, #4
 8001afe:	2110      	movs	r1, #16
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fd1f 	bl	8001544 <get_sts_mnth>
 8001b06:	4603      	mov	r3, r0
 8001b08:	837b      	strh	r3, [r7, #26]
            }

            preamble_len += (sts_len) * 8;
 8001b0a:	89fb      	ldrh	r3, [r7, #14]
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	69fa      	ldr	r2, [r7, #28]
 8001b10:	4413      	add	r3, r2
 8001b12:	61fb      	str	r3, [r7, #28]
            dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2, (uint16_t)~(STS_CONFIG_LO_STS_MAN_TH_BIT_MASK >> 16), sts_mnth & 0x7F);
 8001b14:	8b7b      	ldrh	r3, [r7, #26]
 8001b16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8001b20:	2102      	movs	r1, #2
 8001b22:	485b      	ldr	r0, [pc, #364]	@ (8001c90 <dwt_configure+0x338>)
 8001b24:	f7ff fadd 	bl	80010e2 <dwt_modify16bitoffsetreg>

        }

        //configure OPS tables for non-SCP mode
        if (preamble_len >= 256)
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	2bff      	cmp	r3, #255	@ 0xff
 8001b2c:	dd11      	ble.n	8001b52 <dwt_configure+0x1fa>
        {
            pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 8001b2e:	4b52      	ldr	r3, [pc, #328]	@ (8001c78 <dwt_configure+0x320>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	8a1a      	ldrh	r2, [r3, #16]
 8001b34:	4b50      	ldr	r3, [pc, #320]	@ (8001c78 <dwt_configure+0x320>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0220 	orr.w	r2, r2, #32
 8001b3c:	b292      	uxth	r2, r2
 8001b3e:	821a      	strh	r2, [r3, #16]
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
 8001b40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b44:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001b48:	2100      	movs	r1, #0
 8001b4a:	484e      	ldr	r0, [pc, #312]	@ (8001c84 <dwt_configure+0x32c>)
 8001b4c:	f7ff fa95 	bl	800107a <dwt_modify32bitoffsetreg>
 8001b50:	e007      	b.n	8001b62 <dwt_configure+0x20a>
        }
        else
        {
            dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SHORT | OTP_CFG_OPS_KICK_BIT_MASK);
 8001b52:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b56:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	4849      	ldr	r0, [pc, #292]	@ (8001c84 <dwt_configure+0x32c>)
 8001b5e:	f7ff fa8c 	bl	800107a <dwt_modify32bitoffsetreg>
    }

    }

    dwt_modify8bitoffsetreg(DTUNE0_ID, 0, (uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	789b      	ldrb	r3, [r3, #2]
 8001b66:	22fc      	movs	r2, #252	@ 0xfc
 8001b68:	2100      	movs	r1, #0
 8001b6a:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8001b6e:	f7ff fae3 	bl	8001138 <dwt_modify8bitoffsetreg>

    dwt_write8bitoffsetreg(STS_CFG0_ID, 0, sts_len-1);    /*Starts from 0 that is why -1*/
 8001b72:	89fb      	ldrh	r3, [r7, #14]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001b82:	f7ff fa65 	bl	8001050 <dwt_write8bitoffsetreg>

    if (config->txPreambLength == DWT_PLEN_72)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	785b      	ldrb	r3, [r3, #1]
 8001b8a:	2b07      	cmp	r3, #7
 8001b8c:	d103      	bne.n	8001b96 <dwt_configure+0x23e>
    {
        dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 8001b8e:	2008      	movs	r0, #8
 8001b90:	f7ff fd0b 	bl	80015aa <dwt_setplenfine>
 8001b94:	e002      	b.n	8001b9c <dwt_configure+0x244>
    }
    else
    {
        dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8001b96:	2000      	movs	r0, #0
 8001b98:	f7ff fd07 	bl	80015aa <dwt_setplenfine>
    }

    if((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	7b1b      	ldrb	r3, [r3, #12]
 8001ba0:	f003 0303 	and.w	r3, r3, #3
 8001ba4:	2b03      	cmp	r3, #3
 8001ba6:	d105      	bne.n	8001bb4 <dwt_configure+0x25c>
    {
        //configure lower preamble detection threshold for no data STS mode
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 8001ba8:	4a3c      	ldr	r2, [pc, #240]	@ (8001c9c <dwt_configure+0x344>)
 8001baa:	2100      	movs	r1, #0
 8001bac:	483c      	ldr	r0, [pc, #240]	@ (8001ca0 <dwt_configure+0x348>)
 8001bae:	f7ff fa0e 	bl	8000fce <dwt_write32bitoffsetreg>
 8001bb2:	e004      	b.n	8001bbe <dwt_configure+0x266>
    }
    else
    {
        //configure default preamble detection threshold for other modes
        dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 8001bb4:	4a3b      	ldr	r2, [pc, #236]	@ (8001ca4 <dwt_configure+0x34c>)
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4839      	ldr	r0, [pc, #228]	@ (8001ca0 <dwt_configure+0x348>)
 8001bba:	f7ff fa08 	bl	8000fce <dwt_write32bitoffsetreg>
    }

    /////////////////////////////////////////////////////////////////////////
    //CHAN_CTRL
    temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4839      	ldr	r0, [pc, #228]	@ (8001ca8 <dwt_configure+0x350>)
 8001bc2:	f7ff f9b0 	bl	8000f26 <dwt_read32bitoffsetreg>
 8001bc6:	6238      	str	r0, [r7, #32]
  
    temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK | CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));
 8001bc8:	6a3a      	ldr	r2, [r7, #32]
 8001bca:	4b38      	ldr	r3, [pc, #224]	@ (8001cac <dwt_configure+0x354>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	623b      	str	r3, [r7, #32]

    if (chan == 9) temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 8001bd0:	7e7b      	ldrb	r3, [r7, #25]
 8001bd2:	2b09      	cmp	r3, #9
 8001bd4:	d103      	bne.n	8001bde <dwt_configure+0x286>
 8001bd6:	6a3b      	ldr	r3, [r7, #32]
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	623b      	str	r3, [r7, #32]

    temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK & ((uint32_t)config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	791b      	ldrb	r3, [r3, #4]
 8001be2:	021b      	lsls	r3, r3, #8
 8001be4:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8001be8:	6a3a      	ldr	r2, [r7, #32]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK & ((uint32_t)config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	78db      	ldrb	r3, [r3, #3]
 8001bf2:	00db      	lsls	r3, r3, #3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	6a3a      	ldr	r2, [r7, #32]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	623b      	str	r3, [r7, #32]
    temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK & ((uint32_t)config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	795b      	ldrb	r3, [r3, #5]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	f003 0306 	and.w	r3, r3, #6
 8001c06:	6a3a      	ldr	r2, [r7, #32]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	623b      	str	r3, [r7, #32]

    dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 8001c0c:	6a3a      	ldr	r2, [r7, #32]
 8001c0e:	2100      	movs	r1, #0
 8001c10:	4825      	ldr	r0, [pc, #148]	@ (8001ca8 <dwt_configure+0x350>)
 8001c12:	f7ff f9dc 	bl	8000fce <dwt_write32bitoffsetreg>

    /////////////////////////////////////////////////////////////////////////
    //TX_FCTRL
    // Set up TX Preamble Size, PRF and Data Rate
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
                                              ((uint32_t)config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	799b      	ldrb	r3, [r3, #6]
 8001c1a:	029a      	lsls	r2, r3, #10
                                              | ((uint32_t) config->txPreambLength) << TX_FCTRL_TXPSR_BIT_OFFSET);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	785b      	ldrb	r3, [r3, #1]
 8001c20:	031b      	lsls	r3, r3, #12
    dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
 8001c22:	4313      	orrs	r3, r2
 8001c24:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2024      	movs	r0, #36	@ 0x24
 8001c2c:	f7ff fa25 	bl	800107a <dwt_modify32bitoffsetreg>


    //DTUNE (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if (config->sfdTO == 0)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	895b      	ldrh	r3, [r3, #10]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <dwt_configure+0x2e6>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2281      	movs	r2, #129	@ 0x81
 8001c3c:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	895b      	ldrh	r3, [r3, #10]
 8001c42:	461a      	mov	r2, r3
 8001c44:	2102      	movs	r1, #2
 8001c46:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 8001c4a:	f7ff f9e6 	bl	800101a <dwt_write16bitoffsetreg>


    ///////////////////////
    // RF
    if (chan == 9)
 8001c4e:	7e7b      	ldrb	r3, [r7, #25]
 8001c50:	2b09      	cmp	r3, #9
 8001c52:	d135      	bne.n	8001cc0 <dwt_configure+0x368>
    {
        // Setup TX analog for ch9
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8001c54:	4a16      	ldr	r2, [pc, #88]	@ (8001cb0 <dwt_configure+0x358>)
 8001c56:	2100      	movs	r1, #0
 8001c58:	4816      	ldr	r0, [pc, #88]	@ (8001cb4 <dwt_configure+0x35c>)
 8001c5a:	f7ff f9b8 	bl	8000fce <dwt_write32bitoffsetreg>
        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 8001c5e:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8001c62:	2100      	movs	r1, #0
 8001c64:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8001c68:	f7ff f9d7 	bl	800101a <dwt_write16bitoffsetreg>
        // Setup RX analog for ch9
        dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 8001c6c:	4a12      	ldr	r2, [pc, #72]	@ (8001cb8 <dwt_configure+0x360>)
 8001c6e:	2100      	movs	r1, #0
 8001c70:	4812      	ldr	r0, [pc, #72]	@ (8001cbc <dwt_configure+0x364>)
 8001c72:	f7ff f9ac 	bl	8000fce <dwt_write32bitoffsetreg>
 8001c76:	e02f      	b.n	8001cd8 <dwt_configure+0x380>
 8001c78:	20000000 	.word	0x20000000
 8001c7c:	3f666666 	.word	0x3f666666
 8001c80:	fffc4fcf 	.word	0xfffc4fcf
 8001c84:	000b0008 	.word	0x000b0008
 8001c88:	000e000c 	.word	0x000e000c
 8001c8c:	000c5a0a 	.word	0x000c5a0a
 8001c90:	000e0012 	.word	0x000e0012
 8001c94:	000e0016 	.word	0x000e0016
 8001c98:	0800bec8 	.word	0x0800bec8
 8001c9c:	af5f35cc 	.word	0xaf5f35cc
 8001ca0:	0006000c 	.word	0x0006000c
 8001ca4:	af5f584c 	.word	0xaf5f584c
 8001ca8:	00010014 	.word	0x00010014
 8001cac:	ffffe000 	.word	0xffffe000
 8001cb0:	1c010034 	.word	0x1c010034
 8001cb4:	0007001c 	.word	0x0007001c
 8001cb8:	08b5a833 	.word	0x08b5a833
 8001cbc:	00070010 	.word	0x00070010
    }
    else
    { 
        // Setup TX analog for ch5
        dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 8001cc0:	4a3f      	ldr	r2, [pc, #252]	@ (8001dc0 <dwt_configure+0x468>)
 8001cc2:	2100      	movs	r1, #0
 8001cc4:	483f      	ldr	r0, [pc, #252]	@ (8001dc4 <dwt_configure+0x46c>)
 8001cc6:	f7ff f982 	bl	8000fce <dwt_write32bitoffsetreg>
    

    
        dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 8001cca:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 8001cce:	2100      	movs	r1, #0
 8001cd0:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8001cd4:	f7ff f9a1 	bl	800101a <dwt_write16bitoffsetreg>
    

    }

    dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);  
 8001cd8:	2214      	movs	r2, #20
 8001cda:	2101      	movs	r1, #1
 8001cdc:	483a      	ldr	r0, [pc, #232]	@ (8001dc8 <dwt_configure+0x470>)
 8001cde:	f7ff f9b7 	bl	8001050 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 8001ce2:	220e      	movs	r2, #14
 8001ce4:	2102      	movs	r1, #2
 8001ce6:	4839      	ldr	r0, [pc, #228]	@ (8001dcc <dwt_configure+0x474>)
 8001ce8:	f7ff f9b2 	bl	8001050 <dwt_write8bitoffsetreg>
  
    dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD);        // Extend the lock delay
 8001cec:	2281      	movs	r2, #129	@ 0x81
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4837      	ldr	r0, [pc, #220]	@ (8001dd0 <dwt_configure+0x478>)
 8001cf2:	f7ff f9ad 	bl	8001050 <dwt_write8bitoffsetreg>

    //Verify PLL lock bit is cleared
    dwt_write32bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 8001cf6:	2202      	movs	r2, #2
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	2044      	movs	r0, #68	@ 0x44
 8001cfc:	f7ff f967 	bl	8000fce <dwt_write32bitoffsetreg>

    ///////////////////////
    // auto cal the PLL and change to IDLE_PLL state
    dwt_setdwstate(DWT_DW_IDLE);
 8001d00:	2001      	movs	r0, #1
 8001d02:	f7ff fc61 	bl	80015c8 <dwt_setdwstate>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 8001d06:	2301      	movs	r3, #1
 8001d08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d12:	e017      	b.n	8001d44 <dwt_configure+0x3ec>
    {
        HAL_Delay(1);
 8001d14:	2001      	movs	r0, #1
 8001d16:	f000 ffd3 	bl	8002cc0 <HAL_Delay>
        if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_CP_LOCK_BIT_MASK))
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	2044      	movs	r0, #68	@ 0x44
 8001d1e:	f7ff f942 	bl	8000fa6 <dwt_read8bitoffsetreg>
 8001d22:	4603      	mov	r3, r0
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d006      	beq.n	8001d3a <dwt_configure+0x3e2>
        {//PLL is locked
      printf("PLL is locked..\r\n");
 8001d2c:	4829      	ldr	r0, [pc, #164]	@ (8001dd4 <dwt_configure+0x47c>)
 8001d2e:	f009 f941 	bl	800afb4 <puts>
            flag=0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
            break;
 8001d38:	e008      	b.n	8001d4c <dwt_configure+0x3f4>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PLL;cnt++)
 8001d3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d3e:	3301      	adds	r3, #1
 8001d40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001d44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001d48:	2b05      	cmp	r3, #5
 8001d4a:	d9e3      	bls.n	8001d14 <dwt_configure+0x3bc>
        }
    }
    if (flag)
 8001d4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <dwt_configure+0x408>
    { 
    	printf("PLL LOCKING ERROR\r\n");
 8001d54:	4820      	ldr	r0, [pc, #128]	@ (8001dd8 <dwt_configure+0x480>)
 8001d56:	f009 f92d 	bl	800afb4 <puts>
        return  DWT_ERROR;
 8001d5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d5e:	e02a      	b.n	8001db6 <dwt_configure+0x45e>
    }

    if ((config->rxCode >= 9) && (config->rxCode <= 24)) //only enable DGC for PRF 64
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	791b      	ldrb	r3, [r3, #4]
 8001d64:	2b08      	cmp	r3, #8
 8001d66:	d91b      	bls.n	8001da0 <dwt_configure+0x448>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	791b      	ldrb	r3, [r3, #4]
 8001d6c:	2b18      	cmp	r3, #24
 8001d6e:	d817      	bhi.n	8001da0 <dwt_configure+0x448>
    {
        //load RX LUTs
        /* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
        if (pdw3000local->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP)
 8001d70:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <dwt_configure+0x484>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	7a5b      	ldrb	r3, [r3, #9]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d105      	bne.n	8001d86 <dwt_configure+0x42e>
        {
            _dwt_kick_dgc_on_wakeup(chan);
 8001d7a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f7ff fc94 	bl	80016ac <_dwt_kick_dgc_on_wakeup>
 8001d84:	e003      	b.n	8001d8e <dwt_configure+0x436>
        }
        /* Else we manually program hard-coded values into the DGC registers. */
        else
        {
            dwt_configmrxlut(chan);
 8001d86:	7e7b      	ldrb	r3, [r7, #25]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff fcb3 	bl	80016f4 <dwt_configmrxlut>
        }
        dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0, (uint16_t)~DGC_CFG_THR_64_BIT_MASK, DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
 8001d8e:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 8001d92:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8001d96:	2100      	movs	r1, #0
 8001d98:	4811      	ldr	r0, [pc, #68]	@ (8001de0 <dwt_configure+0x488>)
 8001d9a:	f7ff f9a2 	bl	80010e2 <dwt_modify16bitoffsetreg>
 8001d9e:	e005      	b.n	8001dac <dwt_configure+0x454>
    }
    else
    {
        dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0, (uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
 8001da0:	2300      	movs	r3, #0
 8001da2:	22fe      	movs	r2, #254	@ 0xfe
 8001da4:	2100      	movs	r1, #0
 8001da6:	480e      	ldr	r0, [pc, #56]	@ (8001de0 <dwt_configure+0x488>)
 8001da8:	f7ff f9c6 	bl	8001138 <dwt_modify8bitoffsetreg>
    }

    ///////////////////////
    // PGF
    error = dwt_pgf_cal(1);  //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 8001dac:	2001      	movs	r0, #1
 8001dae:	f7ff fd29 	bl	8001804 <dwt_pgf_cal>
 8001db2:	6138      	str	r0, [r7, #16]

    return error;
 8001db4:	693b      	ldr	r3, [r7, #16]
} // end dwt_configure()
 8001db6:	4618      	mov	r0, r3
 8001db8:	3728      	adds	r7, #40	@ 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	1c071134 	.word	0x1c071134
 8001dc4:	0007001c 	.word	0x0007001c
 8001dc8:	00070051 	.word	0x00070051
 8001dcc:	00070018 	.word	0x00070018
 8001dd0:	00090008 	.word	0x00090008
 8001dd4:	0800bd68 	.word	0x0800bd68
 8001dd8:	0800bd7c 	.word	0x0800bd7c
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	00030018 	.word	0x00030018

08001de4 <dwt_enable_rftx_blocks>:
 * None
 *
 * No return value
 */
static void dwt_enable_rftx_blocks(uint32_t channel)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
    if (channel == SEL_CHANNEL5)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b05      	cmp	r3, #5
 8001df0:	d107      	bne.n	8001e02 <dwt_enable_rftx_blocks+0x1e>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001df2:	4b0b      	ldr	r3, [pc, #44]	@ (8001e20 <dwt_enable_rftx_blocks+0x3c>)
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001df8:	2100      	movs	r1, #0
 8001dfa:	480a      	ldr	r0, [pc, #40]	@ (8001e24 <dwt_enable_rftx_blocks+0x40>)
 8001dfc:	f7ff f93d 	bl	800107a <dwt_modify32bitoffsetreg>
    {
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BIT_MASK
                | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
    }
}
 8001e00:	e009      	b.n	8001e16 <dwt_enable_rftx_blocks+0x32>
    else if (channel == SEL_CHANNEL9)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b09      	cmp	r3, #9
 8001e06:	d106      	bne.n	8001e16 <dwt_enable_rftx_blocks+0x32>
        dwt_or32bitoffsetreg(RF_CTRL_MASK_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001e08:	4b07      	ldr	r3, [pc, #28]	@ (8001e28 <dwt_enable_rftx_blocks+0x44>)
 8001e0a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e0e:	2100      	movs	r1, #0
 8001e10:	4804      	ldr	r0, [pc, #16]	@ (8001e24 <dwt_enable_rftx_blocks+0x40>)
 8001e12:	f7ff f932 	bl	800107a <dwt_modify32bitoffsetreg>
}
 8001e16:	bf00      	nop
 8001e18:	3708      	adds	r7, #8
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	02003c00 	.word	0x02003c00
 8001e24:	00070004 	.word	0x00070004
 8001e28:	02001c00 	.word	0x02001c00

08001e2c <dwt_enable_rf_tx>:
 * @param[in] switch_config - specifies whether the switch needs to be configured for TX 
 *
 * output parameters
 *
 */
static void dwt_enable_rf_tx(uint32_t channel, uint8_t switch_control) {
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	70fb      	strb	r3, [r7, #3]
  //Turn on TX LDOs
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDHVTX_VREF_BIT_MASK |
 8001e38:	f04f 2308 	mov.w	r3, #134219776	@ 0x8000800
 8001e3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e40:	2100      	movs	r1, #0
 8001e42:	4815      	ldr	r0, [pc, #84]	@ (8001e98 <dwt_enable_rf_tx+0x6c>)
 8001e44:	f7ff f919 	bl	800107a <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDHVTX_EN_BIT_MASK));
  dwt_or32bitoffsetreg(LDO_CTRL_ID, 0, (LDO_CTRL_LDO_VDDTX2_VREF_BIT_MASK |
 8001e48:	f04f 1360 	mov.w	r3, #6291552	@ 0x600060
 8001e4c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e50:	2100      	movs	r1, #0
 8001e52:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <dwt_enable_rf_tx+0x6c>)
 8001e54:	f7ff f911 	bl	800107a <dwt_modify32bitoffsetreg>
          LDO_CTRL_LDO_VDDTX1_VREF_BIT_MASK |
          LDO_CTRL_LDO_VDDTX2_EN_BIT_MASK |
          LDO_CTRL_LDO_VDDTX1_EN_BIT_MASK));

  //Enable RF blocks for TX (configure RF_ENABLE_ID reg)
  if (channel == SEL_CHANNEL5) {
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2b05      	cmp	r3, #5
 8001e5c:	d108      	bne.n	8001e70 <dwt_enable_rf_tx+0x44>
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <dwt_enable_rf_tx+0x70>)
 8001e60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e64:	2100      	movs	r1, #0
 8001e66:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001e6a:	f7ff f906 	bl	800107a <dwt_modify32bitoffsetreg>
 8001e6e:	e007      	b.n	8001e80 <dwt_enable_rf_tx+0x54>
        | RF_ENABLE_TX_CH5_BIT_MASK | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  } else {
    dwt_or32bitoffsetreg(RF_ENABLE_ID, 0, (RF_ENABLE_TX_SW_EN_BIT_MASK
 8001e70:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea0 <dwt_enable_rf_tx+0x74>)
 8001e72:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e76:	2100      	movs	r1, #0
 8001e78:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001e7c:	f7ff f8fd 	bl	800107a <dwt_modify32bitoffsetreg>
        | RF_ENABLE_TX_EN_BIT_MASK
        | RF_ENABLE_TX_EN_BUF_BIT_MASK | RF_ENABLE_TX_BIAS_EN_BIT_MASK));
  }

  if (switch_control) {
 8001e80:	78fb      	ldrb	r3, [r7, #3]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d004      	beq.n	8001e90 <dwt_enable_rf_tx+0x64>
    //configure the TXRX switch for TX mode 
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_TX);
 8001e86:	4a07      	ldr	r2, [pc, #28]	@ (8001ea4 <dwt_enable_rf_tx+0x78>)
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4807      	ldr	r0, [pc, #28]	@ (8001ea8 <dwt_enable_rf_tx+0x7c>)
 8001e8c:	f7ff f89f 	bl	8000fce <dwt_write32bitoffsetreg>
  }
}
 8001e90:	bf00      	nop
 8001e92:	3708      	adds	r7, #8
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	00070048 	.word	0x00070048
 8001e9c:	02003c00 	.word	0x02003c00
 8001ea0:	02001c00 	.word	0x02001c00
 8001ea4:	01011100 	.word	0x01011100
 8001ea8:	00070014 	.word	0x00070014

08001eac <dwt_disable_rf_tx>:
 *
 * output parameters
 * None
 *
 */
static void dwt_disable_rf_tx(uint8_t switch_config) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	71fb      	strb	r3, [r7, #7]
  //Turn off TX LDOs
  dwt_write32bitoffsetreg(LDO_CTRL_ID, 0, 0x00000000);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	480b      	ldr	r0, [pc, #44]	@ (8001ee8 <dwt_disable_rf_tx+0x3c>)
 8001ebc:	f7ff f887 	bl	8000fce <dwt_write32bitoffsetreg>

  //Disable RF blocks for TX (configure RF_ENABLE_ID reg)
  dwt_write32bitoffsetreg(RF_ENABLE_ID, 0, 0x00000000);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	f44f 20e0 	mov.w	r0, #458752	@ 0x70000
 8001ec8:	f7ff f881 	bl	8000fce <dwt_write32bitoffsetreg>

  if (switch_config) {
 8001ecc:	79fb      	ldrb	r3, [r7, #7]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d005      	beq.n	8001ede <dwt_disable_rf_tx+0x32>
    //Restore the TXRX switch to auto
    dwt_write32bitoffsetreg(RF_SWITCH_CTRL_ID, 0x0, TXRXSWITCH_AUTO);
 8001ed2:	f04f 52e0 	mov.w	r2, #469762048	@ 0x1c000000
 8001ed6:	2100      	movs	r1, #0
 8001ed8:	4804      	ldr	r0, [pc, #16]	@ (8001eec <dwt_disable_rf_tx+0x40>)
 8001eda:	f7ff f878 	bl	8000fce <dwt_write32bitoffsetreg>
  }
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	00070048 	.word	0x00070048
 8001eec:	00070014 	.word	0x00070014

08001ef0 <dwt_disable_rftx_blocks>:
 * output parameters:
 * None
 *
 * No return value
 */
static void dwt_disable_rftx_blocks(void) {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  dwt_write32bitoffsetreg(RF_CTRL_MASK_ID, 0, 0x00000000);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4802      	ldr	r0, [pc, #8]	@ (8001f04 <dwt_disable_rftx_blocks+0x14>)
 8001efa:	f7ff f868 	bl	8000fce <dwt_write32bitoffsetreg>
}
 8001efe:	bf00      	nop
 8001f00:	bd80      	pop	{r7, pc}
 8001f02:	bf00      	nop
 8001f04:	00070004 	.word	0x00070004

08001f08 <dwt_calcbandwidthadj>:
 * @param channel - int - The channel to configure for the corrected bandwidth (5 or 9)
 *
 * output parameters:
 * returns: (uint8_t) The setting that was written to the PG_DELAY register (when calibration completed)
 */
uint8_t dwt_calcbandwidthadj(uint16_t target_count, uint8_t channel) {
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	460a      	mov	r2, r1
 8001f12:	80fb      	strh	r3, [r7, #6]
 8001f14:	4613      	mov	r3, r2
 8001f16:	717b      	strb	r3, [r7, #5]
  // Force system clock to FOSC/4 and TX clocks on and enable RF blocks
  dwt_force_clocks(FORCE_CLK_SYS_TX);
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f7ff fb9f 	bl	800165c <dwt_force_clocks>
  dwt_enable_rf_tx(channel, 0);
 8001f1e:	797b      	ldrb	r3, [r7, #5]
 8001f20:	2100      	movs	r1, #0
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff ff82 	bl	8001e2c <dwt_enable_rf_tx>
  dwt_enable_rftx_blocks(channel);
 8001f28:	797b      	ldrb	r3, [r7, #5]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff5a 	bl	8001de4 <dwt_enable_rftx_blocks>

  // Write to the PG target before kicking off PG auto-cal with given target value
  dwt_write16bitoffsetreg(PG_CAL_TARGET_ID, 0x0, target_count & PG_CAL_TARGET_TARGET_BIT_MASK);
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	461a      	mov	r2, r3
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	4813      	ldr	r0, [pc, #76]	@ (8001f8c <dwt_calcbandwidthadj+0x84>)
 8001f3e:	f7ff f86c 	bl	800101a <dwt_write16bitoffsetreg>
  // Run PG count cal
  dwt_or8bitoffsetreg(PGC_CTRL_ID, 0x0, (uint8_t)(PGC_CTRL_PGC_START_BIT_MASK | PGC_CTRL_PGC_AUTO_CAL_BIT_MASK));
 8001f42:	2303      	movs	r3, #3
 8001f44:	22ff      	movs	r2, #255	@ 0xff
 8001f46:	2100      	movs	r1, #0
 8001f48:	4811      	ldr	r0, [pc, #68]	@ (8001f90 <dwt_calcbandwidthadj+0x88>)
 8001f4a:	f7ff f8f5 	bl	8001138 <dwt_modify8bitoffsetreg>
  // Wait for calibration to complete
  while (dwt_read8bitoffsetreg(PGC_CTRL_ID, 0) & PGC_CTRL_PGC_START_BIT_MASK);
 8001f4e:	bf00      	nop
 8001f50:	2100      	movs	r1, #0
 8001f52:	480f      	ldr	r0, [pc, #60]	@ (8001f90 <dwt_calcbandwidthadj+0x88>)
 8001f54:	f7ff f827 	bl	8000fa6 <dwt_read8bitoffsetreg>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	f003 0301 	and.w	r3, r3, #1
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f6      	bne.n	8001f50 <dwt_calcbandwidthadj+0x48>

  //Restore clocks to AUTO and turn off TX blocks
  dwt_disable_rftx_blocks();
 8001f62:	f7ff ffc5 	bl	8001ef0 <dwt_disable_rftx_blocks>
  dwt_disable_rf_tx(0);
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7ff ffa0 	bl	8001eac <dwt_disable_rf_tx>
  dwt_force_clocks(FORCE_CLK_AUTO);
 8001f6c:	2005      	movs	r0, #5
 8001f6e:	f7ff fb75 	bl	800165c <dwt_force_clocks>

  return  (dwt_read8bitoffsetreg(TX_CTRL_HI_ID, 0) & TX_CTRL_HI_TX_PG_DELAY_BIT_MASK);
 8001f72:	2100      	movs	r1, #0
 8001f74:	4807      	ldr	r0, [pc, #28]	@ (8001f94 <dwt_calcbandwidthadj+0x8c>)
 8001f76:	f7ff f816 	bl	8000fa6 <dwt_read8bitoffsetreg>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f80:	b2db      	uxtb	r3, r3
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	0008001c 	.word	0x0008001c
 8001f90:	00080010 	.word	0x00080010
 8001f94:	0007001c 	.word	0x0007001c

08001f98 <dwt_configuretxrf>:
  //23:16     TX_SHR_PWR
  //15:8      TX_PHR_PWR
  //7:0       TX_DATA_PWR
  uint32_t  power,
  uint16_t  PGcount)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	71fb      	strb	r3, [r7, #7]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	80bb      	strh	r3, [r7, #4]
    if (PGcount == 0) 
 8001fa8:	88bb      	ldrh	r3, [r7, #4]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d106      	bne.n	8001fbc <dwt_configuretxrf+0x24>
  {
        // Configure RF TX PG_DELAY
        dwt_write8bitoffsetreg(TX_CTRL_HI_ID, 0, PGdly);
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2100      	movs	r1, #0
 8001fb4:	480f      	ldr	r0, [pc, #60]	@ (8001ff4 <dwt_configuretxrf+0x5c>)
 8001fb6:	f7ff f84b 	bl	8001050 <dwt_write8bitoffsetreg>
 8001fba:	e012      	b.n	8001fe2 <dwt_configuretxrf+0x4a>
    }
    else
    {
        uint8_t channel = 5;
 8001fbc:	2305      	movs	r3, #5
 8001fbe:	73fb      	strb	r3, [r7, #15]
        if (dwt_read8bitoffsetreg(CHAN_CTRL_ID, 0) & 0x1)
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	480d      	ldr	r0, [pc, #52]	@ (8001ff8 <dwt_configuretxrf+0x60>)
 8001fc4:	f7fe ffef 	bl	8000fa6 <dwt_read8bitoffsetreg>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	f003 0301 	and.w	r3, r3, #1
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <dwt_configuretxrf+0x3e>
        {
            channel = 9;
 8001fd2:	2309      	movs	r3, #9
 8001fd4:	73fb      	strb	r3, [r7, #15]
        }
        dwt_calcbandwidthadj(PGcount, channel);
 8001fd6:	7bfa      	ldrb	r2, [r7, #15]
 8001fd8:	88bb      	ldrh	r3, [r7, #4]
 8001fda:	4611      	mov	r1, r2
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f7ff ff93 	bl	8001f08 <dwt_calcbandwidthadj>
    }

    // Configure TX power
    dwt_write32bitreg(TX_POWER_ID, power);
 8001fe2:	683a      	ldr	r2, [r7, #0]
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	4805      	ldr	r0, [pc, #20]	@ (8001ffc <dwt_configuretxrf+0x64>)
 8001fe8:	f7fe fff1 	bl	8000fce <dwt_write32bitoffsetreg>
}
 8001fec:	bf00      	nop
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	0007001c 	.word	0x0007001c
 8001ff8:	00010014 	.word	0x00010014
 8001ffc:	0001000c 	.word	0x0001000c

08002000 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset, uint8_t ranging)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	80fb      	strh	r3, [r7, #6]
 800200a:	460b      	mov	r3, r1
 800200c:	80bb      	strh	r3, [r7, #4]
 800200e:	4613      	mov	r3, r2
 8002010:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

    //DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
    //prior to writing the data
    if(txBufferOffset <= 127)
 8002012:	88bb      	ldrh	r3, [r7, #4]
 8002014:	2b7f      	cmp	r3, #127	@ 0x7f
 8002016:	d80e      	bhi.n	8002036 <dwt_writetxfctrl+0x36>
    {
        // Write the frame length to the TX frame control register
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002018:	88fa      	ldrh	r2, [r7, #6]
 800201a:	88bb      	ldrh	r3, [r7, #4]
 800201c:	041b      	lsls	r3, r3, #16
 800201e:	431a      	orrs	r2, r3
 8002020:	78fb      	ldrb	r3, [r7, #3]
 8002022:	02db      	lsls	r3, r3, #11
 8002024:	4313      	orrs	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	4a10      	ldr	r2, [pc, #64]	@ (800206c <dwt_writetxfctrl+0x6c>)
 800202c:	2100      	movs	r1, #0
 800202e:	2024      	movs	r0, #36	@ 0x24
 8002030:	f7ff f823 	bl	800107a <dwt_modify32bitoffsetreg>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
    }

} // end dwt_writetxfctrl()
 8002034:	e015      	b.n	8002062 <dwt_writetxfctrl+0x62>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 8002036:	88fa      	ldrh	r2, [r7, #6]
 8002038:	88bb      	ldrh	r3, [r7, #4]
 800203a:	3380      	adds	r3, #128	@ 0x80
 800203c:	041b      	lsls	r3, r3, #16
 800203e:	431a      	orrs	r2, r3
 8002040:	78fb      	ldrb	r3, [r7, #3]
 8002042:	02db      	lsls	r3, r3, #11
 8002044:	4313      	orrs	r3, r2
 8002046:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	4a08      	ldr	r2, [pc, #32]	@ (800206c <dwt_writetxfctrl+0x6c>)
 800204c:	2100      	movs	r1, #0
 800204e:	2024      	movs	r0, #36	@ 0x24
 8002050:	f7ff f813 	bl	800107a <dwt_modify32bitoffsetreg>
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 8002054:	2100      	movs	r1, #0
 8002056:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800205a:	f7fe ffa4 	bl	8000fa6 <dwt_read8bitoffsetreg>
 800205e:	4603      	mov	r3, r0
 8002060:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	fc00f400 	.word	0xfc00f400

08002070 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8002074:	2002      	movs	r0, #2
 8002076:	f7fe fd95 	bl	8000ba4 <DW3000_writefastCMD_FZ>
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}

0800207e <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	460b      	mov	r3, r1
 8002088:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 800208a:	887b      	ldrh	r3, [r7, #2]
 800208c:	b2db      	uxtb	r3, r3
 800208e:	461a      	mov	r2, r3
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8002096:	f7fe fcb3 	bl	8000a00 <DW3000writereg>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}

080020a2 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 80020a2:	b580      	push	{r7, lr}
 80020a4:	b082      	sub	sp, #8
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 80020aa:	2001      	movs	r0, #1
 80020ac:	f7fe fd7a 	bl	8000ba4 <DW3000_writefastCMD_FZ>
}
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b084      	sub	sp, #16
 80020bc:	af00      	add	r7, sp, #0
 80020be:	60f8      	str	r0, [r7, #12]
 80020c0:	460b      	mov	r3, r1
 80020c2:	607a      	str	r2, [r7, #4]
 80020c4:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d010      	beq.n	80020ee <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80020cc:	897b      	ldrh	r3, [r7, #10]
 80020ce:	2201      	movs	r2, #1
 80020d0:	4619      	mov	r1, r3
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f001 f8c6 	bl	8003264 <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4618      	mov	r0, r3
 80020dc:	f000 fdf0 	bl	8002cc0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80020e0:	897b      	ldrh	r3, [r7, #10]
 80020e2:	2200      	movs	r2, #0
 80020e4:	4619      	mov	r1, r3
 80020e6:	68f8      	ldr	r0, [r7, #12]
 80020e8:	f001 f8bc 	bl	8003264 <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 80020ec:	e005      	b.n	80020fa <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 80020ee:	897b      	ldrh	r3, [r7, #10]
 80020f0:	2201      	movs	r2, #1
 80020f2:	4619      	mov	r1, r3
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f001 f8b5 	bl	8003264 <HAL_GPIO_WritePin>
}
 80020fa:	bf00      	nop
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <Delay_us>:

void Delay_us(uint32_t us)
{
 8002102:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	4613      	mov	r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	4413      	add	r3, r2
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	461a      	mov	r2, r3
 8002118:	2300      	movs	r3, #0
 800211a:	4690      	mov	r8, r2
 800211c:	4699      	mov	r9, r3
 800211e:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8002122:	2300      	movs	r3, #0
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	e003      	b.n	8002130 <Delay_us+0x2e>
  {
    __NOP();
 8002128:	bf00      	nop
  for (i = 0; i < delayus; i++)
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	3301      	adds	r3, #1
 800212e:	617b      	str	r3, [r7, #20]
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	2200      	movs	r2, #0
 8002134:	461c      	mov	r4, r3
 8002136:	4615      	mov	r5, r2
 8002138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800213c:	4294      	cmp	r4, r2
 800213e:	eb75 0303 	sbcs.w	r3, r5, r3
 8002142:	d3f1      	bcc.n	8002128 <Delay_us+0x26>
  }
}
 8002144:	bf00      	nop
 8002146:	bf00      	nop
 8002148:	371c      	adds	r7, #28
 800214a:	46bd      	mov	sp, r7
 800214c:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8002150:	4770      	bx	lr
	...

08002154 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	b084      	sub	sp, #16
 8002158:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800215a:	f000 fd54 	bl	8002c06 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800215e:	f000 f98f 	bl	8002480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002162:	f000 fa77 	bl	8002654 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002166:	f000 f9f9 	bl	800255c <MX_SPI1_Init>
  MX_SPI2_Init();
 800216a:	f000 fa35 	bl	80025d8 <MX_SPI2_Init>
  MX_FATFS_Init();
 800216e:	f005 fe87 	bl	8007e80 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8002172:	f007 ff65 	bl	800a040 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8002176:	200a      	movs	r0, #10
 8002178:	f000 fda2 	bl	8002cc0 <HAL_Delay>

  DW3000poweron();
 800217c:	f7fe fc20 	bl	80009c0 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8002180:	200a      	movs	r0, #10
 8002182:	f000 fd9d 	bl	8002cc0 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 8002186:	f7fe fc27 	bl	80009d8 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 800218a:	200a      	movs	r0, #10
 800218c:	f000 fd98 	bl	8002cc0 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 8002190:	48a7      	ldr	r0, [pc, #668]	@ (8002430 <main+0x2dc>)
 8002192:	f7fe fbef 	bl	8000974 <set_SPI2lowspeed>
  // HAL_Delay(10);     // wait for the DW3000 to wake up

  // Make sure the SPI is ready
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8002196:	e002      	b.n	800219e <main+0x4a>
    HAL_Delay(10);
 8002198:	200a      	movs	r0, #10
 800219a:	f000 fd91 	bl	8002cc0 <HAL_Delay>
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 800219e:	2100      	movs	r1, #0
 80021a0:	2044      	movs	r0, #68	@ 0x44
 80021a2:	f7fe fec0 	bl	8000f26 <dwt_read32bitoffsetreg>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f3      	beq.n	8002198 <main+0x44>
  }

  // check if the DW3000 is present
  uint32_t dev_id = dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 80021b0:	2100      	movs	r1, #0
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7fe feb7 	bl	8000f26 <dwt_read32bitoffsetreg>
 80021b8:	60b8      	str	r0, [r7, #8]

  if (dev_id == (uint32_t)DWT_DW3000_DEV_ID) {
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	4a9d      	ldr	r2, [pc, #628]	@ (8002434 <main+0x2e0>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	d111      	bne.n	80021e6 <main+0x92>
    printf("DW3000 Device ID: 0x%08lX\r\n", dev_id);
 80021c2:	68b9      	ldr	r1, [r7, #8]
 80021c4:	489c      	ldr	r0, [pc, #624]	@ (8002438 <main+0x2e4>)
 80021c6:	f008 fe8d 	bl	800aee4 <iprintf>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 80021ca:	2232      	movs	r2, #50	@ 0x32
 80021cc:	2101      	movs	r1, #1
 80021ce:	489b      	ldr	r0, [pc, #620]	@ (800243c <main+0x2e8>)
 80021d0:	f7ff ff72 	bl	80020b8 <blink_led>
  } else {
    printf("Wrong Device ID: 0x%08lX\r\n", dev_id);
    while (1);
  }

  HAL_Delay(10);
 80021d4:	200a      	movs	r0, #10
 80021d6:	f000 fd73 	bl	8002cc0 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 80021da:	f7fe fca5 	bl	8000b28 <DW3000check_IDLE_RC>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d108      	bne.n	80021f6 <main+0xa2>
 80021e4:	e005      	b.n	80021f2 <main+0x9e>
    printf("Wrong Device ID: 0x%08lX\r\n", dev_id);
 80021e6:	68b9      	ldr	r1, [r7, #8]
 80021e8:	4895      	ldr	r0, [pc, #596]	@ (8002440 <main+0x2ec>)
 80021ea:	f008 fe7b 	bl	800aee4 <iprintf>
    while (1);
 80021ee:	bf00      	nop
 80021f0:	e7fd      	b.n	80021ee <main+0x9a>
    // DW3000enter_IDLE_PLL(); // enter PLL mode
    // HAL_Delay(10); // wait for the PLL to lock
  } else {
    while (1);
 80021f2:	bf00      	nop
 80021f4:	e7fd      	b.n	80021f2 <main+0x9e>
  }

  // test_run_info((unsigned char *)"IDLE OK\r\n");
  if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR) {
 80021f6:	2000      	movs	r0, #0
 80021f8:	f7ff f82a 	bl	8001250 <dwt_initialise>
 80021fc:	4603      	mov	r3, r0
 80021fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002202:	d104      	bne.n	800220e <main+0xba>
	  printf("dwt_initialise error\r\n");
 8002204:	488f      	ldr	r0, [pc, #572]	@ (8002444 <main+0x2f0>)
 8002206:	f008 fed5 	bl	800afb4 <puts>
    while (100) {;}
 800220a:	bf00      	nop
 800220c:	e7fd      	b.n	800220a <main+0xb6>
  }

  dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 800220e:	2003      	movs	r0, #3
 8002210:	f7ff f904 	bl	800141c <dwt_setleds>

  // Configure DW IC. See NOTE 5 below.
  // if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device
  if (dwt_configure(&config))  {
 8002214:	488c      	ldr	r0, [pc, #560]	@ (8002448 <main+0x2f4>)
 8002216:	f7ff fb9f 	bl	8001958 <dwt_configure>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d004      	beq.n	800222a <main+0xd6>
    printf("CONFIG FAILED\r\n");
 8002220:	488a      	ldr	r0, [pc, #552]	@ (800244c <main+0x2f8>)
 8002222:	f008 fec7 	bl	800afb4 <puts>
    while (100) {;}
 8002226:	bf00      	nop
 8002228:	e7fd      	b.n	8002226 <main+0xd2>
  // if (current_node == rx_node) {
  //   DW3000_pgf_cal(); // perform the PGF calibration
  //   printf("PGF calibration done\r\n");
  // }

  if (current_node == tx_node) {
 800222a:	4b89      	ldr	r3, [pc, #548]	@ (8002450 <main+0x2fc>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d107      	bne.n	8002242 <main+0xee>
    DW3000_irq_for_tx_done(); // enable the IRQ for TX done
 8002232:	f7fe fcf3 	bl	8000c1c <DW3000_irq_for_tx_done>
    /* Configure the TX spectrum parameters (power PG delay and PG Count) */
    dwt_configuretxrf(0x34, 0xfdfdfdfd, 0x00);
 8002236:	2200      	movs	r2, #0
 8002238:	f04f 31fd 	mov.w	r1, #4261281277	@ 0xfdfdfdfd
 800223c:	2034      	movs	r0, #52	@ 0x34
 800223e:	f7ff feab 	bl	8001f98 <dwt_configuretxrf>
  }
  if (current_node == rx_node) {
 8002242:	4b83      	ldr	r3, [pc, #524]	@ (8002450 <main+0x2fc>)
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	2b01      	cmp	r3, #1
 8002248:	d101      	bne.n	800224e <main+0xfa>
    DW3000_irq_for_rx_done(); // enable the IRQ for RX done
 800224a:	f7fe fcfe 	bl	8000c4a <DW3000_irq_for_rx_done>
  }

  if(DW3000check_IDLE_RC()) {
 800224e:	f7fe fc6b 	bl	8000b28 <DW3000check_IDLE_RC>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00a      	beq.n	800226e <main+0x11a>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 8002258:	f7fe fc56 	bl	8000b08 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 800225c:	200a      	movs	r0, #10
 800225e:	f000 fd2f 	bl	8002cc0 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8002262:	f7fe fc75 	bl	8000b50 <DW3000check_IDLE_PLL>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d00f      	beq.n	800228c <main+0x138>
 800226c:	e000      	b.n	8002270 <main+0x11c>
    while (1);
 800226e:	e7fe      	b.n	800226e <main+0x11a>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8002270:	f7fe fc80 	bl	8000b74 <DW3000check_IDLE>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d008      	beq.n	800228c <main+0x138>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 800227a:	2201      	movs	r2, #1
 800227c:	2101      	movs	r1, #1
 800227e:	486f      	ldr	r0, [pc, #444]	@ (800243c <main+0x2e8>)
 8002280:	f000 fff0 	bl	8003264 <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }
  set_SPI2highspeed(&hspi1);
 8002284:	486a      	ldr	r0, [pc, #424]	@ (8002430 <main+0x2dc>)
 8002286:	f7fe fb88 	bl	800099a <set_SPI2highspeed>
 800228a:	e006      	b.n	800229a <main+0x146>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 800228c:	2200      	movs	r2, #0
 800228e:	2101      	movs	r1, #1
 8002290:	486a      	ldr	r0, [pc, #424]	@ (800243c <main+0x2e8>)
 8002292:	f000 ffe7 	bl	8003264 <HAL_GPIO_WritePin>
    while (1);
 8002296:	bf00      	nop
 8002298:	e7fd      	b.n	8002296 <main+0x142>
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (current_node == tx_node) {
 800229a:	4b6d      	ldr	r3, [pc, #436]	@ (8002450 <main+0x2fc>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d149      	bne.n	8002336 <main+0x1e2>
      // send data
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 80022a2:	f7fe fca3 	bl	8000bec <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(data2send, 10);
 80022a6:	210a      	movs	r1, #10
 80022a8:	486a      	ldr	r0, [pc, #424]	@ (8002454 <main+0x300>)
 80022aa:	f7ff fee8 	bl	800207e <DW3000_writetxdata_FZ>
      dwt_writetxfctrl(12, 0, 0); /* Zero offset in TX buffer, no ranging. */
 80022ae:	2200      	movs	r2, #0
 80022b0:	2100      	movs	r1, #0
 80022b2:	200c      	movs	r0, #12
 80022b4:	f7ff fea4 	bl	8002000 <dwt_writetxfctrl>
      DW3000_txcmd_FZ(0);
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7ff fef2 	bl	80020a2 <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 80022be:	bf00      	nop
 80022c0:	4b65      	ldr	r3, [pc, #404]	@ (8002458 <main+0x304>)
 80022c2:	781b      	ldrb	r3, [r3, #0]
 80022c4:	f083 0301 	eor.w	r3, r3, #1
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f8      	bne.n	80022c0 <main+0x16c>

      DW3000_IRQ_flag = false; // reset the flag
 80022ce:	4b62      	ldr	r3, [pc, #392]	@ (8002458 <main+0x304>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 80022d4:	2104      	movs	r1, #4
 80022d6:	2044      	movs	r0, #68	@ 0x44
 80022d8:	f7fe fbcc 	bl	8000a74 <DW3000readreg>
 80022dc:	6078      	str	r0, [r7, #4]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d017      	beq.n	8002318 <main+0x1c4>
        printf("TX done, SYS_STATUS: 0x%08lX\r\n", current_status);
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	485c      	ldr	r0, [pc, #368]	@ (800245c <main+0x308>)
 80022ec:	f008 fdfa 	bl	800aee4 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 80022f0:	f7fe fc7c 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 80022f4:	2201      	movs	r2, #1
 80022f6:	2110      	movs	r1, #16
 80022f8:	4859      	ldr	r0, [pc, #356]	@ (8002460 <main+0x30c>)
 80022fa:	f000 ffb3 	bl	8003264 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 80022fe:	2032      	movs	r0, #50	@ 0x32
 8002300:	f000 fcde 	bl	8002cc0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8002304:	2200      	movs	r2, #0
 8002306:	2110      	movs	r1, #16
 8002308:	4855      	ldr	r0, [pc, #340]	@ (8002460 <main+0x30c>)
 800230a:	f000 ffab 	bl	8003264 <HAL_GPIO_WritePin>
        HAL_Delay(950);
 800230e:	f240 30b6 	movw	r0, #950	@ 0x3b6
 8002312:	f000 fcd5 	bl	8002cc0 <HAL_Delay>
 8002316:	e00e      	b.n	8002336 <main+0x1e2>
      } else {
        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	4852      	ldr	r0, [pc, #328]	@ (8002464 <main+0x310>)
 800231c:	f008 fde2 	bl	800aee4 <iprintf>
        // clear the IRQ flags
        DW3000_clear_IRQ();
 8002320:	f7fe fc64 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 8002324:	2200      	movs	r2, #0
 8002326:	2110      	movs	r1, #16
 8002328:	484d      	ldr	r0, [pc, #308]	@ (8002460 <main+0x30c>)
 800232a:	f000 ff9b 	bl	8003264 <HAL_GPIO_WritePin>
        HAL_Delay(1000);
 800232e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002332:	f000 fcc5 	bl	8002cc0 <HAL_Delay>
      }
    }
    if (current_node == rx_node) {
 8002336:	4b46      	ldr	r3, [pc, #280]	@ (8002450 <main+0x2fc>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d1ad      	bne.n	800229a <main+0x146>
      // receive data
      memset(rx_buffer, 0, sizeof(rx_buffer));
 800233e:	227f      	movs	r2, #127	@ 0x7f
 8002340:	2100      	movs	r1, #0
 8002342:	4849      	ldr	r0, [pc, #292]	@ (8002468 <main+0x314>)
 8002344:	f008 fe3e 	bl	800afc4 <memset>
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8002348:	f7fe fc50 	bl	8000bec <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 800234c:	f7ff fe90 	bl	8002070 <DW3000_start_receiver_FZ>
      // DW3000_set_max_sfd_timeout(); // set the maximum SFD timeout

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8002350:	bf00      	nop
 8002352:	4b41      	ldr	r3, [pc, #260]	@ (8002458 <main+0x304>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	f083 0301 	eor.w	r3, r3, #1
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f8      	bne.n	8002352 <main+0x1fe>

      DW3000_IRQ_flag = false; // reset the flag
 8002360:	4b3d      	ldr	r3, [pc, #244]	@ (8002458 <main+0x304>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8002366:	2104      	movs	r1, #4
 8002368:	2044      	movs	r0, #68	@ 0x44
 800236a:	f7fe fb83 	bl	8000a74 <DW3000readreg>
 800236e:	6038      	str	r0, [r7, #0]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d046      	beq.n	8002408 <main+0x2b4>
        DW3000_clear_IRQ();
 800237a:	f7fe fc37 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 800237e:	2201      	movs	r2, #1
 8002380:	2110      	movs	r1, #16
 8002382:	4837      	ldr	r0, [pc, #220]	@ (8002460 <main+0x30c>)
 8002384:	f000 ff6e 	bl	8003264 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8002388:	2032      	movs	r0, #50	@ 0x32
 800238a:	f000 fc99 	bl	8002cc0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 800238e:	2200      	movs	r2, #0
 8002390:	2110      	movs	r1, #16
 8002392:	4833      	ldr	r0, [pc, #204]	@ (8002460 <main+0x30c>)
 8002394:	f000 ff66 	bl	8003264 <HAL_GPIO_WritePin>
        frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_BIT_MASK;
 8002398:	2100      	movs	r1, #0
 800239a:	204c      	movs	r0, #76	@ 0x4c
 800239c:	f7fe fdc3 	bl	8000f26 <dwt_read32bitoffsetreg>
 80023a0:	4603      	mov	r3, r0
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023a8:	b29a      	uxth	r2, r3
 80023aa:	4b30      	ldr	r3, [pc, #192]	@ (800246c <main+0x318>)
 80023ac:	801a      	strh	r2, [r3, #0]
        dwt_readrxdata(rx_buffer, frame_len - FCS_LEN, 0); /* No need to read the FCS/CRC. */
 80023ae:	4b2f      	ldr	r3, [pc, #188]	@ (800246c <main+0x318>)
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	3b02      	subs	r3, #2
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	2200      	movs	r2, #0
 80023b8:	4619      	mov	r1, r3
 80023ba:	482b      	ldr	r0, [pc, #172]	@ (8002468 <main+0x314>)
 80023bc:	f7ff f880 	bl	80014c0 <dwt_readrxdata>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 80023c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80023c4:	2100      	movs	r1, #0
 80023c6:	2044      	movs	r0, #68	@ 0x44
 80023c8:	f7fe fe01 	bl	8000fce <dwt_write32bitoffsetreg>
        printf("RX OK, length %d bytes: ", frame_len);
 80023cc:	4b27      	ldr	r3, [pc, #156]	@ (800246c <main+0x318>)
 80023ce:	881b      	ldrh	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	4827      	ldr	r0, [pc, #156]	@ (8002470 <main+0x31c>)
 80023d4:	f008 fd86 	bl	800aee4 <iprintf>
        for (size_t i = 0; i < frame_len; i++) {
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	e00a      	b.n	80023f4 <main+0x2a0>
          printf("0x%02X ", rx_buffer[i]);
 80023de:	4a22      	ldr	r2, [pc, #136]	@ (8002468 <main+0x314>)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	4413      	add	r3, r2
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	4619      	mov	r1, r3
 80023e8:	4822      	ldr	r0, [pc, #136]	@ (8002474 <main+0x320>)
 80023ea:	f008 fd7b 	bl	800aee4 <iprintf>
        for (size_t i = 0; i < frame_len; i++) {
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	3301      	adds	r3, #1
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	4b1d      	ldr	r3, [pc, #116]	@ (800246c <main+0x318>)
 80023f6:	881b      	ldrh	r3, [r3, #0]
 80023f8:	461a      	mov	r2, r3
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d3ee      	bcc.n	80023de <main+0x28a>
        }
        printf("\r\n");
 8002400:	481d      	ldr	r0, [pc, #116]	@ (8002478 <main+0x324>)
 8002402:	f008 fdd7 	bl	800afb4 <puts>
 8002406:	e748      	b.n	800229a <main+0x146>
        
      } else {
        DW3000_clear_IRQ();
 8002408:	f7fe fbf0 	bl	8000bec <DW3000_clear_IRQ>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 800240c:	2201      	movs	r2, #1
 800240e:	2110      	movs	r1, #16
 8002410:	4813      	ldr	r0, [pc, #76]	@ (8002460 <main+0x30c>)
 8002412:	f000 ff27 	bl	8003264 <HAL_GPIO_WritePin>
        HAL_Delay(50);
 8002416:	2032      	movs	r0, #50	@ 0x32
 8002418:	f000 fc52 	bl	8002cc0 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
 800241c:	2200      	movs	r2, #0
 800241e:	2110      	movs	r1, #16
 8002420:	480f      	ldr	r0, [pc, #60]	@ (8002460 <main+0x30c>)
 8002422:	f000 ff1f 	bl	8003264 <HAL_GPIO_WritePin>
        printf("RX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
 8002426:	6839      	ldr	r1, [r7, #0]
 8002428:	4814      	ldr	r0, [pc, #80]	@ (800247c <main+0x328>)
 800242a:	f008 fd5b 	bl	800aee4 <iprintf>
    if (current_node == tx_node) {
 800242e:	e734      	b.n	800229a <main+0x146>
 8002430:	20000284 	.word	0x20000284
 8002434:	deca0302 	.word	0xdeca0302
 8002438:	0800bd90 	.word	0x0800bd90
 800243c:	40020400 	.word	0x40020400
 8002440:	0800bdac 	.word	0x0800bdac
 8002444:	0800bdc8 	.word	0x0800bdc8
 8002448:	20000010 	.word	0x20000010
 800244c:	0800bde0 	.word	0x0800bde0
 8002450:	200001fc 	.word	0x200001fc
 8002454:	20000004 	.word	0x20000004
 8002458:	200001b8 	.word	0x200001b8
 800245c:	0800bdf0 	.word	0x0800bdf0
 8002460:	40020800 	.word	0x40020800
 8002464:	0800be10 	.word	0x0800be10
 8002468:	20000200 	.word	0x20000200
 800246c:	20000280 	.word	0x20000280
 8002470:	0800be34 	.word	0x0800be34
 8002474:	0800be50 	.word	0x0800be50
 8002478:	0800be58 	.word	0x0800be58
 800247c:	0800be5c 	.word	0x0800be5c

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b094      	sub	sp, #80	@ 0x50
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0320 	add.w	r3, r7, #32
 800248a:	2230      	movs	r2, #48	@ 0x30
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f008 fd98 	bl	800afc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	f107 030c 	add.w	r3, r7, #12
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80024a4:	f002 f99c 	bl	80047e0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002554 <SystemClock_Config+0xd4>)
 80024aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ac:	4a29      	ldr	r2, [pc, #164]	@ (8002554 <SystemClock_Config+0xd4>)
 80024ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b4:	4b27      	ldr	r3, [pc, #156]	@ (8002554 <SystemClock_Config+0xd4>)
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024c0:	4b25      	ldr	r3, [pc, #148]	@ (8002558 <SystemClock_Config+0xd8>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a24      	ldr	r2, [pc, #144]	@ (8002558 <SystemClock_Config+0xd8>)
 80024c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80024ca:	6013      	str	r3, [r2, #0]
 80024cc:	4b22      	ldr	r3, [pc, #136]	@ (8002558 <SystemClock_Config+0xd8>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80024d4:	607b      	str	r3, [r7, #4]
 80024d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024d8:	2301      	movs	r3, #1
 80024da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024e2:	2302      	movs	r3, #2
 80024e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80024ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024ec:	2308      	movs	r3, #8
 80024ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80024f0:	2360      	movs	r3, #96	@ 0x60
 80024f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024f4:	2302      	movs	r3, #2
 80024f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80024f8:	2304      	movs	r3, #4
 80024fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024fc:	f107 0320 	add.w	r3, r7, #32
 8002500:	4618      	mov	r0, r3
 8002502:	f002 f9cd 	bl	80048a0 <HAL_RCC_OscConfig>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800250c:	f000 f974 	bl	80027f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002510:	f002 f976 	bl	8004800 <HAL_PWREx_EnableOverDrive>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800251a:	f000 f96d 	bl	80027f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800251e:	230f      	movs	r3, #15
 8002520:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002522:	2302      	movs	r3, #2
 8002524:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800252a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800252e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002530:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002534:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002536:	f107 030c 	add.w	r3, r7, #12
 800253a:	2103      	movs	r1, #3
 800253c:	4618      	mov	r0, r3
 800253e:	f002 fc53 	bl	8004de8 <HAL_RCC_ClockConfig>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002548:	f000 f956 	bl	80027f8 <Error_Handler>
  }
}
 800254c:	bf00      	nop
 800254e:	3750      	adds	r7, #80	@ 0x50
 8002550:	46bd      	mov	sp, r7
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40023800 	.word	0x40023800
 8002558:	40007000 	.word	0x40007000

0800255c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002560:	4b1b      	ldr	r3, [pc, #108]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002562:	4a1c      	ldr	r2, [pc, #112]	@ (80025d4 <MX_SPI1_Init+0x78>)
 8002564:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002566:	4b1a      	ldr	r3, [pc, #104]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002568:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800256c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800256e:	4b18      	ldr	r3, [pc, #96]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002570:	2200      	movs	r2, #0
 8002572:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002574:	4b16      	ldr	r3, [pc, #88]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002576:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800257a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800257c:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <MX_SPI1_Init+0x74>)
 800257e:	2200      	movs	r2, #0
 8002580:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002582:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002584:	2200      	movs	r2, #0
 8002586:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002588:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <MX_SPI1_Init+0x74>)
 800258a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800258e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002590:	4b0f      	ldr	r3, [pc, #60]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002592:	2220      	movs	r2, #32
 8002594:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002596:	4b0e      	ldr	r3, [pc, #56]	@ (80025d0 <MX_SPI1_Init+0x74>)
 8002598:	2200      	movs	r2, #0
 800259a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800259c:	4b0c      	ldr	r3, [pc, #48]	@ (80025d0 <MX_SPI1_Init+0x74>)
 800259e:	2200      	movs	r2, #0
 80025a0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a2:	4b0b      	ldr	r3, [pc, #44]	@ (80025d0 <MX_SPI1_Init+0x74>)
 80025a4:	2200      	movs	r2, #0
 80025a6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025a8:	4b09      	ldr	r3, [pc, #36]	@ (80025d0 <MX_SPI1_Init+0x74>)
 80025aa:	2207      	movs	r2, #7
 80025ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <MX_SPI1_Init+0x74>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <MX_SPI1_Init+0x74>)
 80025b6:	2208      	movs	r2, #8
 80025b8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025ba:	4805      	ldr	r0, [pc, #20]	@ (80025d0 <MX_SPI1_Init+0x74>)
 80025bc:	f003 f95a 	bl	8005874 <HAL_SPI_Init>
 80025c0:	4603      	mov	r3, r0
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d001      	beq.n	80025ca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80025c6:	f000 f917 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000284 	.word	0x20000284
 80025d4:	40013000 	.word	0x40013000

080025d8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80025dc:	4b1b      	ldr	r3, [pc, #108]	@ (800264c <MX_SPI2_Init+0x74>)
 80025de:	4a1c      	ldr	r2, [pc, #112]	@ (8002650 <MX_SPI2_Init+0x78>)
 80025e0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80025e2:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <MX_SPI2_Init+0x74>)
 80025e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025e8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80025ea:	4b18      	ldr	r3, [pc, #96]	@ (800264c <MX_SPI2_Init+0x74>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80025f0:	4b16      	ldr	r3, [pc, #88]	@ (800264c <MX_SPI2_Init+0x74>)
 80025f2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80025f6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025f8:	4b14      	ldr	r3, [pc, #80]	@ (800264c <MX_SPI2_Init+0x74>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025fe:	4b13      	ldr	r3, [pc, #76]	@ (800264c <MX_SPI2_Init+0x74>)
 8002600:	2200      	movs	r2, #0
 8002602:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002604:	4b11      	ldr	r3, [pc, #68]	@ (800264c <MX_SPI2_Init+0x74>)
 8002606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800260a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800260c:	4b0f      	ldr	r3, [pc, #60]	@ (800264c <MX_SPI2_Init+0x74>)
 800260e:	2238      	movs	r2, #56	@ 0x38
 8002610:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <MX_SPI2_Init+0x74>)
 8002614:	2200      	movs	r2, #0
 8002616:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <MX_SPI2_Init+0x74>)
 800261a:	2200      	movs	r2, #0
 800261c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800261e:	4b0b      	ldr	r3, [pc, #44]	@ (800264c <MX_SPI2_Init+0x74>)
 8002620:	2200      	movs	r2, #0
 8002622:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002624:	4b09      	ldr	r3, [pc, #36]	@ (800264c <MX_SPI2_Init+0x74>)
 8002626:	2207      	movs	r2, #7
 8002628:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800262a:	4b08      	ldr	r3, [pc, #32]	@ (800264c <MX_SPI2_Init+0x74>)
 800262c:	2200      	movs	r2, #0
 800262e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002630:	4b06      	ldr	r3, [pc, #24]	@ (800264c <MX_SPI2_Init+0x74>)
 8002632:	2208      	movs	r2, #8
 8002634:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002636:	4805      	ldr	r0, [pc, #20]	@ (800264c <MX_SPI2_Init+0x74>)
 8002638:	f003 f91c 	bl	8005874 <HAL_SPI_Init>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002642:	f000 f8d9 	bl	80027f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200002e8 	.word	0x200002e8
 8002650:	40003800 	.word	0x40003800

08002654 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b08a      	sub	sp, #40	@ 0x28
 8002658:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265a:	f107 0314 	add.w	r3, r7, #20
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]
 8002666:	60da      	str	r2, [r3, #12]
 8002668:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800266a:	4b5f      	ldr	r3, [pc, #380]	@ (80027e8 <MX_GPIO_Init+0x194>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266e:	4a5e      	ldr	r2, [pc, #376]	@ (80027e8 <MX_GPIO_Init+0x194>)
 8002670:	f043 0304 	orr.w	r3, r3, #4
 8002674:	6313      	str	r3, [r2, #48]	@ 0x30
 8002676:	4b5c      	ldr	r3, [pc, #368]	@ (80027e8 <MX_GPIO_Init+0x194>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267a:	f003 0304 	and.w	r3, r3, #4
 800267e:	613b      	str	r3, [r7, #16]
 8002680:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002682:	4b59      	ldr	r3, [pc, #356]	@ (80027e8 <MX_GPIO_Init+0x194>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	4a58      	ldr	r2, [pc, #352]	@ (80027e8 <MX_GPIO_Init+0x194>)
 8002688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800268c:	6313      	str	r3, [r2, #48]	@ 0x30
 800268e:	4b56      	ldr	r3, [pc, #344]	@ (80027e8 <MX_GPIO_Init+0x194>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800269a:	4b53      	ldr	r3, [pc, #332]	@ (80027e8 <MX_GPIO_Init+0x194>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	4a52      	ldr	r2, [pc, #328]	@ (80027e8 <MX_GPIO_Init+0x194>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026a6:	4b50      	ldr	r3, [pc, #320]	@ (80027e8 <MX_GPIO_Init+0x194>)
 80026a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026aa:	f003 0301 	and.w	r3, r3, #1
 80026ae:	60bb      	str	r3, [r7, #8]
 80026b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026b2:	4b4d      	ldr	r3, [pc, #308]	@ (80027e8 <MX_GPIO_Init+0x194>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b6:	4a4c      	ldr	r2, [pc, #304]	@ (80027e8 <MX_GPIO_Init+0x194>)
 80026b8:	f043 0302 	orr.w	r3, r3, #2
 80026bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80026be:	4b4a      	ldr	r3, [pc, #296]	@ (80027e8 <MX_GPIO_Init+0x194>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c2:	f003 0302 	and.w	r3, r3, #2
 80026c6:	607b      	str	r3, [r7, #4]
 80026c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2158      	movs	r1, #88	@ 0x58
 80026ce:	4847      	ldr	r0, [pc, #284]	@ (80027ec <MX_GPIO_Init+0x198>)
 80026d0:	f000 fdc8 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 80026d4:	2201      	movs	r2, #1
 80026d6:	2101      	movs	r1, #1
 80026d8:	4845      	ldr	r0, [pc, #276]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 80026da:	f000 fdc3 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 80026de:	2200      	movs	r2, #0
 80026e0:	210a      	movs	r1, #10
 80026e2:	4843      	ldr	r0, [pc, #268]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 80026e4:	f000 fdbe 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 80026e8:	2200      	movs	r2, #0
 80026ea:	2101      	movs	r1, #1
 80026ec:	4841      	ldr	r0, [pc, #260]	@ (80027f4 <MX_GPIO_Init+0x1a0>)
 80026ee:	f000 fdb9 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80026f2:	2201      	movs	r2, #1
 80026f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80026f8:	483c      	ldr	r0, [pc, #240]	@ (80027ec <MX_GPIO_Init+0x198>)
 80026fa:	f000 fdb3 	bl	8003264 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 80026fe:	f44f 7312 	mov.w	r3, #584	@ 0x248
 8002702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002704:	2301      	movs	r3, #1
 8002706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002708:	2301      	movs	r3, #1
 800270a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270c:	2300      	movs	r3, #0
 800270e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	4619      	mov	r1, r3
 8002716:	4835      	ldr	r0, [pc, #212]	@ (80027ec <MX_GPIO_Init+0x198>)
 8002718:	f000 fc08 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 800271c:	2301      	movs	r3, #1
 800271e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002720:	2301      	movs	r3, #1
 8002722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002724:	2301      	movs	r3, #1
 8002726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002728:	2300      	movs	r3, #0
 800272a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 800272c:	f107 0314 	add.w	r3, r7, #20
 8002730:	4619      	mov	r1, r3
 8002732:	482f      	ldr	r0, [pc, #188]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 8002734:	f000 fbfa 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 8002738:	230a      	movs	r3, #10
 800273a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800273c:	2301      	movs	r3, #1
 800273e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002744:	2300      	movs	r3, #0
 8002746:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	4828      	ldr	r0, [pc, #160]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 8002750:	f000 fbec 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8002754:	2304      	movs	r3, #4
 8002756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002758:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800275c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275e:	2300      	movs	r3, #0
 8002760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002762:	f107 0314 	add.w	r3, r7, #20
 8002766:	4619      	mov	r1, r3
 8002768:	4821      	ldr	r0, [pc, #132]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 800276a:	f000 fbdf 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 800276e:	2310      	movs	r3, #16
 8002770:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002772:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002778:	2302      	movs	r3, #2
 800277a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	4619      	mov	r1, r3
 8002782:	481b      	ldr	r0, [pc, #108]	@ (80027f0 <MX_GPIO_Init+0x19c>)
 8002784:	f000 fbd2 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8002788:	2310      	movs	r3, #16
 800278a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800278c:	2301      	movs	r3, #1
 800278e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8002798:	f107 0314 	add.w	r3, r7, #20
 800279c:	4619      	mov	r1, r3
 800279e:	4813      	ldr	r0, [pc, #76]	@ (80027ec <MX_GPIO_Init+0x198>)
 80027a0:	f000 fbc4 	bl	8002f2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 80027a4:	2301      	movs	r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027a8:	2301      	movs	r3, #1
 80027aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b0:	2300      	movs	r3, #0
 80027b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 80027b4:	f107 0314 	add.w	r3, r7, #20
 80027b8:	4619      	mov	r1, r3
 80027ba:	480e      	ldr	r0, [pc, #56]	@ (80027f4 <MX_GPIO_Init+0x1a0>)
 80027bc:	f000 fbb6 	bl	8002f2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80027c0:	2200      	movs	r2, #0
 80027c2:	2100      	movs	r1, #0
 80027c4:	2008      	movs	r0, #8
 80027c6:	f000 fb7a 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80027ca:	2008      	movs	r0, #8
 80027cc:	f000 fb93 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80027d0:	2200      	movs	r2, #0
 80027d2:	2100      	movs	r1, #0
 80027d4:	200a      	movs	r0, #10
 80027d6:	f000 fb72 	bl	8002ebe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80027da:	200a      	movs	r0, #10
 80027dc:	f000 fb8b 	bl	8002ef6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80027e0:	bf00      	nop
 80027e2:	3728      	adds	r7, #40	@ 0x28
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40020800 	.word	0x40020800
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40020400 	.word	0x40020400

080027f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027fc:	b672      	cpsid	i
}
 80027fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002800:	bf00      	nop
 8002802:	e7fd      	b.n	8002800 <Error_Handler+0x8>

08002804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800280a:	4b0f      	ldr	r3, [pc, #60]	@ (8002848 <HAL_MspInit+0x44>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	4a0e      	ldr	r2, [pc, #56]	@ (8002848 <HAL_MspInit+0x44>)
 8002810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002814:	6413      	str	r3, [r2, #64]	@ 0x40
 8002816:	4b0c      	ldr	r3, [pc, #48]	@ (8002848 <HAL_MspInit+0x44>)
 8002818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800281e:	607b      	str	r3, [r7, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002822:	4b09      	ldr	r3, [pc, #36]	@ (8002848 <HAL_MspInit+0x44>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	4a08      	ldr	r2, [pc, #32]	@ (8002848 <HAL_MspInit+0x44>)
 8002828:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800282c:	6453      	str	r3, [r2, #68]	@ 0x44
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_MspInit+0x44>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002836:	603b      	str	r3, [r7, #0]
 8002838:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800283a:	bf00      	nop
 800283c:	370c      	adds	r7, #12
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800

0800284c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b08c      	sub	sp, #48	@ 0x30
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002854:	f107 031c 	add.w	r3, r7, #28
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	605a      	str	r2, [r3, #4]
 800285e:	609a      	str	r2, [r3, #8]
 8002860:	60da      	str	r2, [r3, #12]
 8002862:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a3c      	ldr	r2, [pc, #240]	@ (800295c <HAL_SPI_MspInit+0x110>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d128      	bne.n	80028c0 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800286e:	4b3c      	ldr	r3, [pc, #240]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	4a3b      	ldr	r2, [pc, #236]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002874:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002878:	6453      	str	r3, [r2, #68]	@ 0x44
 800287a:	4b39      	ldr	r3, [pc, #228]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002882:	61bb      	str	r3, [r7, #24]
 8002884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288a:	4a35      	ldr	r2, [pc, #212]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 800288c:	f043 0301 	orr.w	r3, r3, #1
 8002890:	6313      	str	r3, [r2, #48]	@ 0x30
 8002892:	4b33      	ldr	r3, [pc, #204]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800289e:	23e0      	movs	r3, #224	@ 0xe0
 80028a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028ae:	2305      	movs	r3, #5
 80028b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b2:	f107 031c 	add.w	r3, r7, #28
 80028b6:	4619      	mov	r1, r3
 80028b8:	482a      	ldr	r0, [pc, #168]	@ (8002964 <HAL_SPI_MspInit+0x118>)
 80028ba:	f000 fb37 	bl	8002f2c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80028be:	e049      	b.n	8002954 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a28      	ldr	r2, [pc, #160]	@ (8002968 <HAL_SPI_MspInit+0x11c>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d144      	bne.n	8002954 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80028ca:	4b25      	ldr	r3, [pc, #148]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ce:	4a24      	ldr	r2, [pc, #144]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80028d6:	4b22      	ldr	r3, [pc, #136]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028de:	613b      	str	r3, [r7, #16]
 80028e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	4a1e      	ldr	r2, [pc, #120]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028e8:	f043 0304 	orr.w	r3, r3, #4
 80028ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ee:	4b1c      	ldr	r3, [pc, #112]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028fa:	4b19      	ldr	r3, [pc, #100]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	4a18      	ldr	r2, [pc, #96]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002900:	f043 0302 	orr.w	r3, r3, #2
 8002904:	6313      	str	r3, [r2, #48]	@ 0x30
 8002906:	4b16      	ldr	r3, [pc, #88]	@ (8002960 <HAL_SPI_MspInit+0x114>)
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	60bb      	str	r3, [r7, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002912:	2306      	movs	r3, #6
 8002914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	2302      	movs	r3, #2
 8002918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291e:	2303      	movs	r3, #3
 8002920:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002922:	2305      	movs	r3, #5
 8002924:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002926:	f107 031c 	add.w	r3, r7, #28
 800292a:	4619      	mov	r1, r3
 800292c:	480f      	ldr	r0, [pc, #60]	@ (800296c <HAL_SPI_MspInit+0x120>)
 800292e:	f000 fafd 	bl	8002f2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002932:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002938:	2302      	movs	r3, #2
 800293a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002940:	2303      	movs	r3, #3
 8002942:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002944:	2305      	movs	r3, #5
 8002946:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	4808      	ldr	r0, [pc, #32]	@ (8002970 <HAL_SPI_MspInit+0x124>)
 8002950:	f000 faec 	bl	8002f2c <HAL_GPIO_Init>
}
 8002954:	bf00      	nop
 8002956:	3730      	adds	r7, #48	@ 0x30
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	40013000 	.word	0x40013000
 8002960:	40023800 	.word	0x40023800
 8002964:	40020000 	.word	0x40020000
 8002968:	40003800 	.word	0x40003800
 800296c:	40020800 	.word	0x40020800
 8002970:	40020400 	.word	0x40020400

08002974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002978:	bf00      	nop
 800297a:	e7fd      	b.n	8002978 <NMI_Handler+0x4>

0800297c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <HardFault_Handler+0x4>

08002984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002988:	bf00      	nop
 800298a:	e7fd      	b.n	8002988 <MemManage_Handler+0x4>

0800298c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002990:	bf00      	nop
 8002992:	e7fd      	b.n	8002990 <BusFault_Handler+0x4>

08002994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002998:	bf00      	nop
 800299a:	e7fd      	b.n	8002998 <UsageFault_Handler+0x4>

0800299c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80029a0:	bf00      	nop
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80029aa:	b480      	push	{r7}
 80029ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029c6:	b580      	push	{r7, lr}
 80029c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029ca:	f000 f959 	bl	8002c80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 80029d6:	2004      	movs	r0, #4
 80029d8:	f000 fc5e 	bl	8003298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80029dc:	bf00      	nop
 80029de:	bd80      	pop	{r7, pc}

080029e0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 80029e4:	2010      	movs	r0, #16
 80029e6:	f000 fc57 	bl	8003298 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80029f4:	4802      	ldr	r0, [pc, #8]	@ (8002a00 <OTG_FS_IRQHandler+0x10>)
 80029f6:	f000 fd9f 	bl	8003538 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80029fa:	bf00      	nop
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	20001848 	.word	0x20001848

08002a04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return 1;
 8002a08:	2301      	movs	r3, #1
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <_kill>:

int _kill(int pid, int sig)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a1e:	f008 fae9 	bl	800aff4 <__errno>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2216      	movs	r2, #22
 8002a26:	601a      	str	r2, [r3, #0]
  return -1;
 8002a28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	3708      	adds	r7, #8
 8002a30:	46bd      	mov	sp, r7
 8002a32:	bd80      	pop	{r7, pc}

08002a34 <_exit>:

void _exit (int status)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f7ff ffe7 	bl	8002a14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a46:	bf00      	nop
 8002a48:	e7fd      	b.n	8002a46 <_exit+0x12>

08002a4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a4a:	b580      	push	{r7, lr}
 8002a4c:	b086      	sub	sp, #24
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	60f8      	str	r0, [r7, #12]
 8002a52:	60b9      	str	r1, [r7, #8]
 8002a54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a56:	2300      	movs	r3, #0
 8002a58:	617b      	str	r3, [r7, #20]
 8002a5a:	e00a      	b.n	8002a72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a5c:	f3af 8000 	nop.w
 8002a60:	4601      	mov	r1, r0
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	1c5a      	adds	r2, r3, #1
 8002a66:	60ba      	str	r2, [r7, #8]
 8002a68:	b2ca      	uxtb	r2, r1
 8002a6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	429a      	cmp	r2, r3
 8002a78:	dbf0      	blt.n	8002a5c <_read+0x12>
  }

  return len;
 8002a7a:	687b      	ldr	r3, [r7, #4]
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	3718      	adds	r7, #24
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b086      	sub	sp, #24
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a90:	2300      	movs	r3, #0
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	e009      	b.n	8002aaa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	60ba      	str	r2, [r7, #8]
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f007 fbc3 	bl	800a22a <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	617b      	str	r3, [r7, #20]
 8002aaa:	697a      	ldr	r2, [r7, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	dbf1      	blt.n	8002a96 <_write+0x12>
  }
  return len;
 8002ab2:	687b      	ldr	r3, [r7, #4]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <_close>:

int _close(int file)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ac4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002ae4:	605a      	str	r2, [r3, #4]
  return 0;
 8002ae6:	2300      	movs	r3, #0
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <_isatty>:

int _isatty(int file)
{
 8002af4:	b480      	push	{r7}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002afc:	2301      	movs	r3, #1
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b085      	sub	sp, #20
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	60f8      	str	r0, [r7, #12]
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002b16:	2300      	movs	r3, #0
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b2c:	4a14      	ldr	r2, [pc, #80]	@ (8002b80 <_sbrk+0x5c>)
 8002b2e:	4b15      	ldr	r3, [pc, #84]	@ (8002b84 <_sbrk+0x60>)
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b38:	4b13      	ldr	r3, [pc, #76]	@ (8002b88 <_sbrk+0x64>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d102      	bne.n	8002b46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b40:	4b11      	ldr	r3, [pc, #68]	@ (8002b88 <_sbrk+0x64>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	@ (8002b8c <_sbrk+0x68>)
 8002b44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b46:	4b10      	ldr	r3, [pc, #64]	@ (8002b88 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d207      	bcs.n	8002b64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b54:	f008 fa4e 	bl	800aff4 <__errno>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	220c      	movs	r2, #12
 8002b5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b62:	e009      	b.n	8002b78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b64:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <_sbrk+0x64>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b6a:	4b07      	ldr	r3, [pc, #28]	@ (8002b88 <_sbrk+0x64>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	4a05      	ldr	r2, [pc, #20]	@ (8002b88 <_sbrk+0x64>)
 8002b74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b76:	68fb      	ldr	r3, [r7, #12]
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	3718      	adds	r7, #24
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20040000 	.word	0x20040000
 8002b84:	00000400 	.word	0x00000400
 8002b88:	2000034c 	.word	0x2000034c
 8002b8c:	20001e78 	.word	0x20001e78

08002b90 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b94:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <SystemInit+0x20>)
 8002b96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b9a:	4a05      	ldr	r2, [pc, #20]	@ (8002bb0 <SystemInit+0x20>)
 8002b9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ba0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000ed00 	.word	0xe000ed00

08002bb4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002bb4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002bb8:	f7ff ffea 	bl	8002b90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002bbc:	480c      	ldr	r0, [pc, #48]	@ (8002bf0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002bbe:	490d      	ldr	r1, [pc, #52]	@ (8002bf4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002bc0:	4a0d      	ldr	r2, [pc, #52]	@ (8002bf8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bc4:	e002      	b.n	8002bcc <LoopCopyDataInit>

08002bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bca:	3304      	adds	r3, #4

08002bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bd0:	d3f9      	bcc.n	8002bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bd2:	4a0a      	ldr	r2, [pc, #40]	@ (8002bfc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002bd4:	4c0a      	ldr	r4, [pc, #40]	@ (8002c00 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bd8:	e001      	b.n	8002bde <LoopFillZerobss>

08002bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bdc:	3204      	adds	r2, #4

08002bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002be0:	d3fb      	bcc.n	8002bda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002be2:	f008 fa0d 	bl	800b000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002be6:	f7ff fab5 	bl	8002154 <main>
  bx  lr    
 8002bea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bec:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002bf0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bf4:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8002bf8:	0800bf78 	.word	0x0800bf78
  ldr r2, =_sbss
 8002bfc:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8002c00:	20001e74 	.word	0x20001e74

08002c04 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c04:	e7fe      	b.n	8002c04 <ADC_IRQHandler>

08002c06 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c06:	b580      	push	{r7, lr}
 8002c08:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c0a:	2003      	movs	r0, #3
 8002c0c:	f000 f94c 	bl	8002ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c10:	200f      	movs	r0, #15
 8002c12:	f000 f805 	bl	8002c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c16:	f7ff fdf5 	bl	8002804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c28:	4b12      	ldr	r3, [pc, #72]	@ (8002c74 <HAL_InitTick+0x54>)
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	4b12      	ldr	r3, [pc, #72]	@ (8002c78 <HAL_InitTick+0x58>)
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	4619      	mov	r1, r3
 8002c32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c36:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f000 f967 	bl	8002f12 <HAL_SYSTICK_Config>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e00e      	b.n	8002c6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b0f      	cmp	r3, #15
 8002c52:	d80a      	bhi.n	8002c6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c54:	2200      	movs	r2, #0
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c5c:	f000 f92f 	bl	8002ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c60:	4a06      	ldr	r2, [pc, #24]	@ (8002c7c <HAL_InitTick+0x5c>)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c66:	2300      	movs	r3, #0
 8002c68:	e000      	b.n	8002c6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3708      	adds	r7, #8
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	20000020 	.word	0x20000020
 8002c78:	20000028 	.word	0x20000028
 8002c7c:	20000024 	.word	0x20000024

08002c80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c84:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_IncTick+0x20>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	4b06      	ldr	r3, [pc, #24]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4413      	add	r3, r2
 8002c90:	4a04      	ldr	r2, [pc, #16]	@ (8002ca4 <HAL_IncTick+0x24>)
 8002c92:	6013      	str	r3, [r2, #0]
}
 8002c94:	bf00      	nop
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr
 8002c9e:	bf00      	nop
 8002ca0:	20000028 	.word	0x20000028
 8002ca4:	20000350 	.word	0x20000350

08002ca8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  return uwTick;
 8002cac:	4b03      	ldr	r3, [pc, #12]	@ (8002cbc <HAL_GetTick+0x14>)
 8002cae:	681b      	ldr	r3, [r3, #0]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
 8002cba:	bf00      	nop
 8002cbc:	20000350 	.word	0x20000350

08002cc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff ffee 	bl	8002ca8 <HAL_GetTick>
 8002ccc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002cd8:	d005      	beq.n	8002ce6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_Delay+0x44>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	461a      	mov	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002ce6:	bf00      	nop
 8002ce8:	f7ff ffde 	bl	8002ca8 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68fa      	ldr	r2, [r7, #12]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d8f7      	bhi.n	8002ce8 <HAL_Delay+0x28>
  {
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20000028 	.word	0x20000028

08002d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f003 0307 	and.w	r3, r3, #7
 8002d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d18:	4b0b      	ldr	r3, [pc, #44]	@ (8002d48 <__NVIC_SetPriorityGrouping+0x40>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d1e:	68ba      	ldr	r2, [r7, #8]
 8002d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d24:	4013      	ands	r3, r2
 8002d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002d30:	4b06      	ldr	r3, [pc, #24]	@ (8002d4c <__NVIC_SetPriorityGrouping+0x44>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d36:	4a04      	ldr	r2, [pc, #16]	@ (8002d48 <__NVIC_SetPriorityGrouping+0x40>)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	60d3      	str	r3, [r2, #12]
}
 8002d3c:	bf00      	nop
 8002d3e:	3714      	adds	r7, #20
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	e000ed00 	.word	0xe000ed00
 8002d4c:	05fa0000 	.word	0x05fa0000

08002d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d54:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <__NVIC_GetPriorityGrouping+0x18>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	0a1b      	lsrs	r3, r3, #8
 8002d5a:	f003 0307 	and.w	r3, r3, #7
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	e000ed00 	.word	0xe000ed00

08002d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	db0b      	blt.n	8002d96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d7e:	79fb      	ldrb	r3, [r7, #7]
 8002d80:	f003 021f 	and.w	r2, r3, #31
 8002d84:	4907      	ldr	r1, [pc, #28]	@ (8002da4 <__NVIC_EnableIRQ+0x38>)
 8002d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d8a:	095b      	lsrs	r3, r3, #5
 8002d8c:	2001      	movs	r0, #1
 8002d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	e000e100 	.word	0xe000e100

08002da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	4603      	mov	r3, r0
 8002db0:	6039      	str	r1, [r7, #0]
 8002db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	db0a      	blt.n	8002dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	490c      	ldr	r1, [pc, #48]	@ (8002df4 <__NVIC_SetPriority+0x4c>)
 8002dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dc6:	0112      	lsls	r2, r2, #4
 8002dc8:	b2d2      	uxtb	r2, r2
 8002dca:	440b      	add	r3, r1
 8002dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dd0:	e00a      	b.n	8002de8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	b2da      	uxtb	r2, r3
 8002dd6:	4908      	ldr	r1, [pc, #32]	@ (8002df8 <__NVIC_SetPriority+0x50>)
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	f003 030f 	and.w	r3, r3, #15
 8002dde:	3b04      	subs	r3, #4
 8002de0:	0112      	lsls	r2, r2, #4
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	440b      	add	r3, r1
 8002de6:	761a      	strb	r2, [r3, #24]
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	e000e100 	.word	0xe000e100
 8002df8:	e000ed00 	.word	0xe000ed00

08002dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b089      	sub	sp, #36	@ 0x24
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	f1c3 0307 	rsb	r3, r3, #7
 8002e16:	2b04      	cmp	r3, #4
 8002e18:	bf28      	it	cs
 8002e1a:	2304      	movcs	r3, #4
 8002e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	3304      	adds	r3, #4
 8002e22:	2b06      	cmp	r3, #6
 8002e24:	d902      	bls.n	8002e2c <NVIC_EncodePriority+0x30>
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	3b03      	subs	r3, #3
 8002e2a:	e000      	b.n	8002e2e <NVIC_EncodePriority+0x32>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e34:	69bb      	ldr	r3, [r7, #24]
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	43da      	mvns	r2, r3
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	401a      	ands	r2, r3
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e4e:	43d9      	mvns	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e54:	4313      	orrs	r3, r2
         );
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3724      	adds	r7, #36	@ 0x24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e74:	d301      	bcc.n	8002e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e76:	2301      	movs	r3, #1
 8002e78:	e00f      	b.n	8002e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	3b01      	subs	r3, #1
 8002e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e82:	210f      	movs	r1, #15
 8002e84:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e88:	f7ff ff8e 	bl	8002da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e92:	4b04      	ldr	r3, [pc, #16]	@ (8002ea4 <SysTick_Config+0x40>)
 8002e94:	2207      	movs	r2, #7
 8002e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	e000e010 	.word	0xe000e010

08002ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eb0:	6878      	ldr	r0, [r7, #4]
 8002eb2:	f7ff ff29 	bl	8002d08 <__NVIC_SetPriorityGrouping>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b086      	sub	sp, #24
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ed0:	f7ff ff3e 	bl	8002d50 <__NVIC_GetPriorityGrouping>
 8002ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	6978      	ldr	r0, [r7, #20]
 8002edc:	f7ff ff8e 	bl	8002dfc <NVIC_EncodePriority>
 8002ee0:	4602      	mov	r2, r0
 8002ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff ff5d 	bl	8002da8 <__NVIC_SetPriority>
}
 8002eee:	bf00      	nop
 8002ef0:	3718      	adds	r7, #24
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef6:	b580      	push	{r7, lr}
 8002ef8:	b082      	sub	sp, #8
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	4603      	mov	r3, r0
 8002efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff ff31 	bl	8002d6c <__NVIC_EnableIRQ>
}
 8002f0a:	bf00      	nop
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f12:	b580      	push	{r7, lr}
 8002f14:	b082      	sub	sp, #8
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ffa2 	bl	8002e64 <SysTick_Config>
 8002f20:	4603      	mov	r3, r0
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
	...

08002f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b089      	sub	sp, #36	@ 0x24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002f36:	2300      	movs	r3, #0
 8002f38:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002f3e:	2300      	movs	r3, #0
 8002f40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002f42:	2300      	movs	r3, #0
 8002f44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
 8002f4a:	e169      	b.n	8003220 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	69fb      	ldr	r3, [r7, #28]
 8002f50:	fa02 f303 	lsl.w	r3, r2, r3
 8002f54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002f60:	693a      	ldr	r2, [r7, #16]
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	f040 8158 	bne.w	800321a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d005      	beq.n	8002f82 <HAL_GPIO_Init+0x56>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f003 0303 	and.w	r3, r3, #3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d130      	bne.n	8002fe4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f88:	69fb      	ldr	r3, [r7, #28]
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	2203      	movs	r2, #3
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	43db      	mvns	r3, r3
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4013      	ands	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	69fb      	ldr	r3, [r7, #28]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	69ba      	ldr	r2, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fb8:	2201      	movs	r2, #1
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	091b      	lsrs	r3, r3, #4
 8002fce:	f003 0201 	and.w	r2, r3, #1
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	2b03      	cmp	r3, #3
 8002fee:	d017      	beq.n	8003020 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ff6:	69fb      	ldr	r3, [r7, #28]
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	2203      	movs	r2, #3
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43db      	mvns	r3, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fa02 f303 	lsl.w	r3, r2, r3
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	4313      	orrs	r3, r2
 8003018:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d123      	bne.n	8003074 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	08da      	lsrs	r2, r3, #3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	3208      	adds	r2, #8
 8003034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003038:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	f003 0307 	and.w	r3, r3, #7
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	220f      	movs	r2, #15
 8003044:	fa02 f303 	lsl.w	r3, r2, r3
 8003048:	43db      	mvns	r3, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	4013      	ands	r3, r2
 800304e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	691a      	ldr	r2, [r3, #16]
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f003 0307 	and.w	r3, r3, #7
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	69ba      	ldr	r2, [r7, #24]
 8003062:	4313      	orrs	r3, r2
 8003064:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	08da      	lsrs	r2, r3, #3
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	3208      	adds	r2, #8
 800306e:	69b9      	ldr	r1, [r7, #24]
 8003070:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800307a:	69fb      	ldr	r3, [r7, #28]
 800307c:	005b      	lsls	r3, r3, #1
 800307e:	2203      	movs	r2, #3
 8003080:	fa02 f303 	lsl.w	r3, r2, r3
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 0203 	and.w	r2, r3, #3
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	fa02 f303 	lsl.w	r3, r2, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4313      	orrs	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	f000 80b2 	beq.w	800321a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b6:	4b60      	ldr	r3, [pc, #384]	@ (8003238 <HAL_GPIO_Init+0x30c>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	4a5f      	ldr	r2, [pc, #380]	@ (8003238 <HAL_GPIO_Init+0x30c>)
 80030bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003238 <HAL_GPIO_Init+0x30c>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	60fb      	str	r3, [r7, #12]
 80030cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80030ce:	4a5b      	ldr	r2, [pc, #364]	@ (800323c <HAL_GPIO_Init+0x310>)
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	089b      	lsrs	r3, r3, #2
 80030d4:	3302      	adds	r3, #2
 80030d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80030dc:	69fb      	ldr	r3, [r7, #28]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	220f      	movs	r2, #15
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	43db      	mvns	r3, r3
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	4013      	ands	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a52      	ldr	r2, [pc, #328]	@ (8003240 <HAL_GPIO_Init+0x314>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d02b      	beq.n	8003152 <HAL_GPIO_Init+0x226>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a51      	ldr	r2, [pc, #324]	@ (8003244 <HAL_GPIO_Init+0x318>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d025      	beq.n	800314e <HAL_GPIO_Init+0x222>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a50      	ldr	r2, [pc, #320]	@ (8003248 <HAL_GPIO_Init+0x31c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d01f      	beq.n	800314a <HAL_GPIO_Init+0x21e>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a4f      	ldr	r2, [pc, #316]	@ (800324c <HAL_GPIO_Init+0x320>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d019      	beq.n	8003146 <HAL_GPIO_Init+0x21a>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a4e      	ldr	r2, [pc, #312]	@ (8003250 <HAL_GPIO_Init+0x324>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d013      	beq.n	8003142 <HAL_GPIO_Init+0x216>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a4d      	ldr	r2, [pc, #308]	@ (8003254 <HAL_GPIO_Init+0x328>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d00d      	beq.n	800313e <HAL_GPIO_Init+0x212>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a4c      	ldr	r2, [pc, #304]	@ (8003258 <HAL_GPIO_Init+0x32c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d007      	beq.n	800313a <HAL_GPIO_Init+0x20e>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a4b      	ldr	r2, [pc, #300]	@ (800325c <HAL_GPIO_Init+0x330>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d101      	bne.n	8003136 <HAL_GPIO_Init+0x20a>
 8003132:	2307      	movs	r3, #7
 8003134:	e00e      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003136:	2308      	movs	r3, #8
 8003138:	e00c      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800313a:	2306      	movs	r3, #6
 800313c:	e00a      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800313e:	2305      	movs	r3, #5
 8003140:	e008      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003142:	2304      	movs	r3, #4
 8003144:	e006      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003146:	2303      	movs	r3, #3
 8003148:	e004      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800314a:	2302      	movs	r3, #2
 800314c:	e002      	b.n	8003154 <HAL_GPIO_Init+0x228>
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <HAL_GPIO_Init+0x228>
 8003152:	2300      	movs	r3, #0
 8003154:	69fa      	ldr	r2, [r7, #28]
 8003156:	f002 0203 	and.w	r2, r2, #3
 800315a:	0092      	lsls	r2, r2, #2
 800315c:	4093      	lsls	r3, r2
 800315e:	69ba      	ldr	r2, [r7, #24]
 8003160:	4313      	orrs	r3, r2
 8003162:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003164:	4935      	ldr	r1, [pc, #212]	@ (800323c <HAL_GPIO_Init+0x310>)
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	089b      	lsrs	r3, r3, #2
 800316a:	3302      	adds	r3, #2
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003172:	4b3b      	ldr	r3, [pc, #236]	@ (8003260 <HAL_GPIO_Init+0x334>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	43db      	mvns	r3, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4013      	ands	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	693b      	ldr	r3, [r7, #16]
 8003192:	4313      	orrs	r3, r2
 8003194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003196:	4a32      	ldr	r2, [pc, #200]	@ (8003260 <HAL_GPIO_Init+0x334>)
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800319c:	4b30      	ldr	r3, [pc, #192]	@ (8003260 <HAL_GPIO_Init+0x334>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	43db      	mvns	r3, r3
 80031a6:	69ba      	ldr	r2, [r7, #24]
 80031a8:	4013      	ands	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d003      	beq.n	80031c0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031b8:	69ba      	ldr	r2, [r7, #24]
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031c0:	4a27      	ldr	r2, [pc, #156]	@ (8003260 <HAL_GPIO_Init+0x334>)
 80031c2:	69bb      	ldr	r3, [r7, #24]
 80031c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031c6:	4b26      	ldr	r3, [pc, #152]	@ (8003260 <HAL_GPIO_Init+0x334>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	43db      	mvns	r3, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4013      	ands	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d003      	beq.n	80031ea <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031e2:	69ba      	ldr	r2, [r7, #24]
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031ea:	4a1d      	ldr	r2, [pc, #116]	@ (8003260 <HAL_GPIO_Init+0x334>)
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031f0:	4b1b      	ldr	r3, [pc, #108]	@ (8003260 <HAL_GPIO_Init+0x334>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	43db      	mvns	r3, r3
 80031fa:	69ba      	ldr	r2, [r7, #24]
 80031fc:	4013      	ands	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d003      	beq.n	8003214 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003214:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <HAL_GPIO_Init+0x334>)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	3301      	adds	r3, #1
 800321e:	61fb      	str	r3, [r7, #28]
 8003220:	69fb      	ldr	r3, [r7, #28]
 8003222:	2b0f      	cmp	r3, #15
 8003224:	f67f ae92 	bls.w	8002f4c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003228:	bf00      	nop
 800322a:	bf00      	nop
 800322c:	3724      	adds	r7, #36	@ 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800
 800323c:	40013800 	.word	0x40013800
 8003240:	40020000 	.word	0x40020000
 8003244:	40020400 	.word	0x40020400
 8003248:	40020800 	.word	0x40020800
 800324c:	40020c00 	.word	0x40020c00
 8003250:	40021000 	.word	0x40021000
 8003254:	40021400 	.word	0x40021400
 8003258:	40021800 	.word	0x40021800
 800325c:	40021c00 	.word	0x40021c00
 8003260:	40013c00 	.word	0x40013c00

08003264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	460b      	mov	r3, r1
 800326e:	807b      	strh	r3, [r7, #2]
 8003270:	4613      	mov	r3, r2
 8003272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003274:	787b      	ldrb	r3, [r7, #1]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800327a:	887a      	ldrh	r2, [r7, #2]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003280:	e003      	b.n	800328a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003282:	887b      	ldrh	r3, [r7, #2]
 8003284:	041a      	lsls	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	619a      	str	r2, [r3, #24]
}
 800328a:	bf00      	nop
 800328c:	370c      	adds	r7, #12
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
	...

08003298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	4603      	mov	r3, r0
 80032a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032a2:	4b08      	ldr	r3, [pc, #32]	@ (80032c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032a4:	695a      	ldr	r2, [r3, #20]
 80032a6:	88fb      	ldrh	r3, [r7, #6]
 80032a8:	4013      	ands	r3, r2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d006      	beq.n	80032bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80032ae:	4a05      	ldr	r2, [pc, #20]	@ (80032c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80032b0:	88fb      	ldrh	r3, [r7, #6]
 80032b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80032b4:	88fb      	ldrh	r3, [r7, #6]
 80032b6:	4618      	mov	r0, r3
 80032b8:	f7fd fcd8 	bl	8000c6c <HAL_GPIO_EXTI_Callback>
  }
}
 80032bc:	bf00      	nop
 80032be:	3708      	adds	r7, #8
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40013c00 	.word	0x40013c00

080032c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b086      	sub	sp, #24
 80032cc:	af02      	add	r7, sp, #8
 80032ce:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e108      	b.n	80034ec <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d106      	bne.n	80032fa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f007 f8d3 	bl	800a4a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2203      	movs	r2, #3
 80032fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003308:	d102      	bne.n	8003310 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4618      	mov	r0, r3
 8003316:	f003 fb68 	bl	80069ea <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6818      	ldr	r0, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7c1a      	ldrb	r2, [r3, #16]
 8003322:	f88d 2000 	strb.w	r2, [sp]
 8003326:	3304      	adds	r3, #4
 8003328:	cb0e      	ldmia	r3, {r1, r2, r3}
 800332a:	f003 fa1f 	bl	800676c <USB_CoreInit>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d005      	beq.n	8003340 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0d5      	b.n	80034ec <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2100      	movs	r1, #0
 8003346:	4618      	mov	r0, r3
 8003348:	f003 fb60 	bl	8006a0c <USB_SetCurrentMode>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d005      	beq.n	800335e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2202      	movs	r2, #2
 8003356:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e0c6      	b.n	80034ec <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800335e:	2300      	movs	r3, #0
 8003360:	73fb      	strb	r3, [r7, #15]
 8003362:	e04a      	b.n	80033fa <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003364:	7bfa      	ldrb	r2, [r7, #15]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4413      	add	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	3315      	adds	r3, #21
 8003374:	2201      	movs	r2, #1
 8003376:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003378:	7bfa      	ldrb	r2, [r7, #15]
 800337a:	6879      	ldr	r1, [r7, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	00db      	lsls	r3, r3, #3
 8003380:	4413      	add	r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	440b      	add	r3, r1
 8003386:	3314      	adds	r3, #20
 8003388:	7bfa      	ldrb	r2, [r7, #15]
 800338a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800338c:	7bfa      	ldrb	r2, [r7, #15]
 800338e:	7bfb      	ldrb	r3, [r7, #15]
 8003390:	b298      	uxth	r0, r3
 8003392:	6879      	ldr	r1, [r7, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	00db      	lsls	r3, r3, #3
 8003398:	4413      	add	r3, r2
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	440b      	add	r3, r1
 800339e:	332e      	adds	r3, #46	@ 0x2e
 80033a0:	4602      	mov	r2, r0
 80033a2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80033a4:	7bfa      	ldrb	r2, [r7, #15]
 80033a6:	6879      	ldr	r1, [r7, #4]
 80033a8:	4613      	mov	r3, r2
 80033aa:	00db      	lsls	r3, r3, #3
 80033ac:	4413      	add	r3, r2
 80033ae:	009b      	lsls	r3, r3, #2
 80033b0:	440b      	add	r3, r1
 80033b2:	3318      	adds	r3, #24
 80033b4:	2200      	movs	r2, #0
 80033b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80033b8:	7bfa      	ldrb	r2, [r7, #15]
 80033ba:	6879      	ldr	r1, [r7, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	00db      	lsls	r3, r3, #3
 80033c0:	4413      	add	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	440b      	add	r3, r1
 80033c6:	331c      	adds	r3, #28
 80033c8:	2200      	movs	r2, #0
 80033ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80033cc:	7bfa      	ldrb	r2, [r7, #15]
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	4613      	mov	r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	3320      	adds	r3, #32
 80033dc:	2200      	movs	r2, #0
 80033de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80033e0:	7bfa      	ldrb	r2, [r7, #15]
 80033e2:	6879      	ldr	r1, [r7, #4]
 80033e4:	4613      	mov	r3, r2
 80033e6:	00db      	lsls	r3, r3, #3
 80033e8:	4413      	add	r3, r2
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	440b      	add	r3, r1
 80033ee:	3324      	adds	r3, #36	@ 0x24
 80033f0:	2200      	movs	r2, #0
 80033f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	3301      	adds	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	791b      	ldrb	r3, [r3, #4]
 80033fe:	7bfa      	ldrb	r2, [r7, #15]
 8003400:	429a      	cmp	r2, r3
 8003402:	d3af      	bcc.n	8003364 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003404:	2300      	movs	r3, #0
 8003406:	73fb      	strb	r3, [r7, #15]
 8003408:	e044      	b.n	8003494 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800340a:	7bfa      	ldrb	r2, [r7, #15]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	4413      	add	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003420:	7bfa      	ldrb	r2, [r7, #15]
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	4613      	mov	r3, r2
 8003426:	00db      	lsls	r3, r3, #3
 8003428:	4413      	add	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003432:	7bfa      	ldrb	r2, [r7, #15]
 8003434:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003436:	7bfa      	ldrb	r2, [r7, #15]
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	00db      	lsls	r3, r3, #3
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	440b      	add	r3, r1
 8003444:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800344c:	7bfa      	ldrb	r2, [r7, #15]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	00db      	lsls	r3, r3, #3
 8003454:	4413      	add	r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800345e:	2200      	movs	r2, #0
 8003460:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003462:	7bfa      	ldrb	r2, [r7, #15]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	00db      	lsls	r3, r3, #3
 800346a:	4413      	add	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003474:	2200      	movs	r2, #0
 8003476:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003478:	7bfa      	ldrb	r2, [r7, #15]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	00db      	lsls	r3, r3, #3
 8003480:	4413      	add	r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800348a:	2200      	movs	r2, #0
 800348c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800348e:	7bfb      	ldrb	r3, [r7, #15]
 8003490:	3301      	adds	r3, #1
 8003492:	73fb      	strb	r3, [r7, #15]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	791b      	ldrb	r3, [r3, #4]
 8003498:	7bfa      	ldrb	r2, [r7, #15]
 800349a:	429a      	cmp	r2, r3
 800349c:	d3b5      	bcc.n	800340a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6818      	ldr	r0, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	7c1a      	ldrb	r2, [r3, #16]
 80034a6:	f88d 2000 	strb.w	r2, [sp]
 80034aa:	3304      	adds	r3, #4
 80034ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034ae:	f003 faf9 	bl	8006aa4 <USB_DevInit>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d005      	beq.n	80034c4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e013      	b.n	80034ec <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	7b1b      	ldrb	r3, [r3, #12]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d102      	bne.n	80034e0 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f001 f95c 	bl	8004798 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4618      	mov	r0, r3
 80034e6:	f004 fb4e 	bl	8007b86 <USB_DevDisconnect>

  return HAL_OK;
 80034ea:	2300      	movs	r3, #0
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <HAL_PCD_Start+0x16>
 8003506:	2302      	movs	r3, #2
 8003508:	e012      	b.n	8003530 <HAL_PCD_Start+0x3c>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2201      	movs	r2, #1
 800350e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f003 fa56 	bl	80069c8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4618      	mov	r0, r3
 8003522:	f004 fb0f 	bl	8007b44 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3708      	adds	r7, #8
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003538:	b590      	push	{r4, r7, lr}
 800353a:	b08d      	sub	sp, #52	@ 0x34
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4618      	mov	r0, r3
 8003550:	f004 fbcd 	bl	8007cee <USB_GetMode>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	f040 84b9 	bne.w	8003ece <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4618      	mov	r0, r3
 8003562:	f004 fb31 	bl	8007bc8 <USB_ReadInterrupts>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 84af 	beq.w	8003ecc <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	0a1b      	lsrs	r3, r3, #8
 8003578:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f004 fb1e 	bl	8007bc8 <USB_ReadInterrupts>
 800358c:	4603      	mov	r3, r0
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b02      	cmp	r3, #2
 8003594:	d107      	bne.n	80035a6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695a      	ldr	r2, [r3, #20]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f002 0202 	and.w	r2, r2, #2
 80035a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4618      	mov	r0, r3
 80035ac:	f004 fb0c 	bl	8007bc8 <USB_ReadInterrupts>
 80035b0:	4603      	mov	r3, r0
 80035b2:	f003 0310 	and.w	r3, r3, #16
 80035b6:	2b10      	cmp	r3, #16
 80035b8:	d161      	bne.n	800367e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699a      	ldr	r2, [r3, #24]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f022 0210 	bic.w	r2, r2, #16
 80035c8:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80035ca:	6a3b      	ldr	r3, [r7, #32]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	f003 020f 	and.w	r2, r3, #15
 80035d6:	4613      	mov	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	3304      	adds	r3, #4
 80035e8:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80035f0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035f4:	d124      	bne.n	8003640 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80035fc:	4013      	ands	r3, r2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d035      	beq.n	800366e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	091b      	lsrs	r3, r3, #4
 800360a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800360c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003610:	b29b      	uxth	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	6a38      	ldr	r0, [r7, #32]
 8003616:	f004 f943 	bl	80078a0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	68da      	ldr	r2, [r3, #12]
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	091b      	lsrs	r3, r3, #4
 8003622:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003626:	441a      	add	r2, r3
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	091b      	lsrs	r3, r3, #4
 8003634:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003638:	441a      	add	r2, r3
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	615a      	str	r2, [r3, #20]
 800363e:	e016      	b.n	800366e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003646:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800364a:	d110      	bne.n	800366e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003652:	2208      	movs	r2, #8
 8003654:	4619      	mov	r1, r3
 8003656:	6a38      	ldr	r0, [r7, #32]
 8003658:	f004 f922 	bl	80078a0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	695a      	ldr	r2, [r3, #20]
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	091b      	lsrs	r3, r3, #4
 8003664:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003668:	441a      	add	r2, r3
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	699a      	ldr	r2, [r3, #24]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0210 	orr.w	r2, r2, #16
 800367c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f004 faa0 	bl	8007bc8 <USB_ReadInterrupts>
 8003688:	4603      	mov	r3, r0
 800368a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800368e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003692:	f040 80a7 	bne.w	80037e4 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003696:	2300      	movs	r3, #0
 8003698:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4618      	mov	r0, r3
 80036a0:	f004 faa5 	bl	8007bee <USB_ReadDevAllOutEpInterrupt>
 80036a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80036a6:	e099      	b.n	80037dc <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80036a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	f000 808e 	beq.w	80037d0 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	4611      	mov	r1, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	f004 fac9 	bl	8007c56 <USB_ReadDevOutEPInterrupt>
 80036c4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	f003 0301 	and.w	r3, r3, #1
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d00c      	beq.n	80036ea <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80036d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d2:	015a      	lsls	r2, r3, #5
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	4413      	add	r3, r2
 80036d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036dc:	461a      	mov	r2, r3
 80036de:	2301      	movs	r3, #1
 80036e0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80036e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 fed1 	bl	800448c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	f003 0308 	and.w	r3, r3, #8
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d00c      	beq.n	800370e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80036f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f6:	015a      	lsls	r2, r3, #5
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	4413      	add	r3, r2
 80036fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003700:	461a      	mov	r2, r3
 8003702:	2308      	movs	r3, #8
 8003704:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003706:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 ffa7 	bl	800465c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	f003 0310 	and.w	r3, r3, #16
 8003714:	2b00      	cmp	r3, #0
 8003716:	d008      	beq.n	800372a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371a:	015a      	lsls	r2, r3, #5
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	4413      	add	r3, r2
 8003720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003724:	461a      	mov	r2, r3
 8003726:	2310      	movs	r3, #16
 8003728:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	f003 0302 	and.w	r3, r3, #2
 8003730:	2b00      	cmp	r3, #0
 8003732:	d030      	beq.n	8003796 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003734:	6a3b      	ldr	r3, [r7, #32]
 8003736:	695b      	ldr	r3, [r3, #20]
 8003738:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800373c:	2b80      	cmp	r3, #128	@ 0x80
 800373e:	d109      	bne.n	8003754 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	69fa      	ldr	r2, [r7, #28]
 800374a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800374e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003752:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003754:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	4413      	add	r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4413      	add	r3, r2
 8003766:	3304      	adds	r3, #4
 8003768:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	78db      	ldrb	r3, [r3, #3]
 800376e:	2b01      	cmp	r3, #1
 8003770:	d108      	bne.n	8003784 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2200      	movs	r2, #0
 8003776:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800377a:	b2db      	uxtb	r3, r3
 800377c:	4619      	mov	r1, r3
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f006 ffb2 	bl	800a6e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003786:	015a      	lsls	r2, r3, #5
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	4413      	add	r3, r2
 800378c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003790:	461a      	mov	r2, r3
 8003792:	2302      	movs	r3, #2
 8003794:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80037a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a2:	015a      	lsls	r2, r3, #5
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	4413      	add	r3, r2
 80037a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037ac:	461a      	mov	r2, r3
 80037ae:	2320      	movs	r3, #32
 80037b0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d009      	beq.n	80037d0 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	015a      	lsls	r2, r3, #5
 80037c0:	69fb      	ldr	r3, [r7, #28]
 80037c2:	4413      	add	r3, r2
 80037c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037c8:	461a      	mov	r2, r3
 80037ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80037ce:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80037d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d2:	3301      	adds	r3, #1
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80037d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037d8:	085b      	lsrs	r3, r3, #1
 80037da:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80037dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037de:	2b00      	cmp	r3, #0
 80037e0:	f47f af62 	bne.w	80036a8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f004 f9ed 	bl	8007bc8 <USB_ReadInterrupts>
 80037ee:	4603      	mov	r3, r0
 80037f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037f4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037f8:	f040 80db 	bne.w	80039b2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	4618      	mov	r0, r3
 8003802:	f004 fa0e 	bl	8007c22 <USB_ReadDevAllInEpInterrupt>
 8003806:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003808:	2300      	movs	r3, #0
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800380c:	e0cd      	b.n	80039aa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800380e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 80c2 	beq.w	800399e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003820:	b2d2      	uxtb	r2, r2
 8003822:	4611      	mov	r1, r2
 8003824:	4618      	mov	r0, r3
 8003826:	f004 fa34 	bl	8007c92 <USB_ReadDevInEPInterrupt>
 800382a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b00      	cmp	r3, #0
 8003834:	d057      	beq.n	80038e6 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	2201      	movs	r2, #1
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003844:	69fb      	ldr	r3, [r7, #28]
 8003846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800384a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	43db      	mvns	r3, r3
 8003850:	69f9      	ldr	r1, [r7, #28]
 8003852:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003856:	4013      	ands	r3, r2
 8003858:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	4413      	add	r3, r2
 8003862:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003866:	461a      	mov	r2, r3
 8003868:	2301      	movs	r3, #1
 800386a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	799b      	ldrb	r3, [r3, #6]
 8003870:	2b01      	cmp	r3, #1
 8003872:	d132      	bne.n	80038da <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003878:	4613      	mov	r3, r2
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	4413      	add	r3, r2
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	3320      	adds	r3, #32
 8003884:	6819      	ldr	r1, [r3, #0]
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800388a:	4613      	mov	r3, r2
 800388c:	00db      	lsls	r3, r3, #3
 800388e:	4413      	add	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4403      	add	r3, r0
 8003894:	331c      	adds	r3, #28
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4419      	add	r1, r3
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800389e:	4613      	mov	r3, r2
 80038a0:	00db      	lsls	r3, r3, #3
 80038a2:	4413      	add	r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	4403      	add	r3, r0
 80038a8:	3320      	adds	r3, #32
 80038aa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d113      	bne.n	80038da <HAL_PCD_IRQHandler+0x3a2>
 80038b2:	6879      	ldr	r1, [r7, #4]
 80038b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038b6:	4613      	mov	r3, r2
 80038b8:	00db      	lsls	r3, r3, #3
 80038ba:	4413      	add	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	3324      	adds	r3, #36	@ 0x24
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d108      	bne.n	80038da <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6818      	ldr	r0, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80038d2:	461a      	mov	r2, r3
 80038d4:	2101      	movs	r1, #1
 80038d6:	f004 fa3d 	bl	8007d54 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80038da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	4619      	mov	r1, r3
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f006 fe7c 	bl	800a5de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	f003 0308 	and.w	r3, r3, #8
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d008      	beq.n	8003902 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80038f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f2:	015a      	lsls	r2, r3, #5
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038fc:	461a      	mov	r2, r3
 80038fe:	2308      	movs	r3, #8
 8003900:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f003 0310 	and.w	r3, r3, #16
 8003908:	2b00      	cmp	r3, #0
 800390a:	d008      	beq.n	800391e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800390c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800390e:	015a      	lsls	r2, r3, #5
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	4413      	add	r3, r2
 8003914:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003918:	461a      	mov	r2, r3
 800391a:	2310      	movs	r3, #16
 800391c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003924:	2b00      	cmp	r3, #0
 8003926:	d008      	beq.n	800393a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	4413      	add	r3, r2
 8003930:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003934:	461a      	mov	r2, r3
 8003936:	2340      	movs	r3, #64	@ 0x40
 8003938:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	f003 0302 	and.w	r3, r3, #2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d023      	beq.n	800398c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003944:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003946:	6a38      	ldr	r0, [r7, #32]
 8003948:	f003 fa1c 	bl	8006d84 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800394c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	4413      	add	r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	3310      	adds	r3, #16
 8003958:	687a      	ldr	r2, [r7, #4]
 800395a:	4413      	add	r3, r2
 800395c:	3304      	adds	r3, #4
 800395e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	78db      	ldrb	r3, [r3, #3]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d108      	bne.n	800397a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	2200      	movs	r2, #0
 800396c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	b2db      	uxtb	r3, r3
 8003972:	4619      	mov	r1, r3
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f006 fec9 	bl	800a70c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800397a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800397c:	015a      	lsls	r2, r3, #5
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	4413      	add	r3, r2
 8003982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003986:	461a      	mov	r2, r3
 8003988:	2302      	movs	r3, #2
 800398a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003996:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fcea 	bl	8004372 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800399e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039a0:	3301      	adds	r3, #1
 80039a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80039a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a6:	085b      	lsrs	r3, r3, #1
 80039a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80039aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f47f af2e 	bne.w	800380e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4618      	mov	r0, r3
 80039b8:	f004 f906 	bl	8007bc8 <USB_ReadInterrupts>
 80039bc:	4603      	mov	r3, r0
 80039be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80039c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80039c6:	d122      	bne.n	8003a0e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	69fa      	ldr	r2, [r7, #28]
 80039d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d108      	bne.n	80039f8 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80039ee:	2100      	movs	r1, #0
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f007 f847 	bl	800aa84 <HAL_PCDEx_LPM_Callback>
 80039f6:	e002      	b.n	80039fe <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f006 fe67 	bl	800a6cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003a0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f004 f8d8 	bl	8007bc8 <USB_ReadInterrupts>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a1e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a22:	d112      	bne.n	8003a4a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d102      	bne.n	8003a3a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f006 fe23 	bl	800a680 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	695a      	ldr	r2, [r3, #20]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f004 f8ba 	bl	8007bc8 <USB_ReadInterrupts>
 8003a54:	4603      	mov	r3, r0
 8003a56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a5e:	d121      	bne.n	8003aa4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	695a      	ldr	r2, [r3, #20]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8003a6e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d111      	bne.n	8003a9e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	089b      	lsrs	r3, r3, #2
 8003a8a:	f003 020f 	and.w	r2, r3, #15
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003a94:	2101      	movs	r1, #1
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f006 fff4 	bl	800aa84 <HAL_PCDEx_LPM_Callback>
 8003a9c:	e002      	b.n	8003aa4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f006 fdee 	bl	800a680 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f004 f88d 	bl	8007bc8 <USB_ReadInterrupts>
 8003aae:	4603      	mov	r3, r0
 8003ab0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab8:	f040 80b7 	bne.w	8003c2a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	69fa      	ldr	r2, [r7, #28]
 8003ac6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003aca:	f023 0301 	bic.w	r3, r3, #1
 8003ace:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2110      	movs	r1, #16
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f003 f954 	bl	8006d84 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003adc:	2300      	movs	r3, #0
 8003ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ae0:	e046      	b.n	8003b70 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae4:	015a      	lsls	r2, r3, #5
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	4413      	add	r3, r2
 8003aea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003aee:	461a      	mov	r2, r3
 8003af0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003af4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b06:	0151      	lsls	r1, r2, #5
 8003b08:	69fa      	ldr	r2, [r7, #28]
 8003b0a:	440a      	add	r2, r1
 8003b0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003b10:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b14:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b18:	015a      	lsls	r2, r3, #5
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b22:	461a      	mov	r2, r3
 8003b24:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003b28:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b2c:	015a      	lsls	r2, r3, #5
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	4413      	add	r3, r2
 8003b32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b3a:	0151      	lsls	r1, r2, #5
 8003b3c:	69fa      	ldr	r2, [r7, #28]
 8003b3e:	440a      	add	r2, r1
 8003b40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003b44:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b48:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b4c:	015a      	lsls	r2, r3, #5
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	4413      	add	r3, r2
 8003b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b5a:	0151      	lsls	r1, r2, #5
 8003b5c:	69fa      	ldr	r2, [r7, #28]
 8003b5e:	440a      	add	r2, r1
 8003b60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003b64:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003b68:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	791b      	ldrb	r3, [r3, #4]
 8003b74:	461a      	mov	r2, r3
 8003b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d3b2      	bcc.n	8003ae2 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b82:	69db      	ldr	r3, [r3, #28]
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b8a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003b8e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	7bdb      	ldrb	r3, [r3, #15]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d016      	beq.n	8003bc6 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ba2:	69fa      	ldr	r2, [r7, #28]
 8003ba4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ba8:	f043 030b 	orr.w	r3, r3, #11
 8003bac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb8:	69fa      	ldr	r2, [r7, #28]
 8003bba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bbe:	f043 030b 	orr.w	r3, r3, #11
 8003bc2:	6453      	str	r3, [r2, #68]	@ 0x44
 8003bc4:	e015      	b.n	8003bf2 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bcc:	695a      	ldr	r2, [r3, #20]
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bd4:	4619      	mov	r1, r3
 8003bd6:	f242 032b 	movw	r3, #8235	@ 0x202b
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bec:	f043 030b 	orr.w	r3, r3, #11
 8003bf0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	69fa      	ldr	r2, [r7, #28]
 8003bfc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c00:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003c04:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6818      	ldr	r0, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003c14:	461a      	mov	r2, r3
 8003c16:	f004 f89d 	bl	8007d54 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003c28:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f003 ffca 	bl	8007bc8 <USB_ReadInterrupts>
 8003c34:	4603      	mov	r3, r0
 8003c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c3e:	d123      	bne.n	8003c88 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	f004 f861 	bl	8007d0c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f003 f911 	bl	8006e76 <USB_GetDevSpeed>
 8003c54:	4603      	mov	r3, r0
 8003c56:	461a      	mov	r2, r3
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681c      	ldr	r4, [r3, #0]
 8003c60:	f001 fab2 	bl	80051c8 <HAL_RCC_GetHCLKFreq>
 8003c64:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	4620      	mov	r0, r4
 8003c6e:	f002 fe09 	bl	8006884 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f006 fcdb 	bl	800a62e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	695a      	ldr	r2, [r3, #20]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003c86:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f003 ff9b 	bl	8007bc8 <USB_ReadInterrupts>
 8003c92:	4603      	mov	r3, r0
 8003c94:	f003 0308 	and.w	r3, r3, #8
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d10a      	bne.n	8003cb2 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f006 fcb8 	bl	800a612 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695a      	ldr	r2, [r3, #20]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f002 0208 	and.w	r2, r2, #8
 8003cb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f003 ff86 	bl	8007bc8 <USB_ReadInterrupts>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc2:	2b80      	cmp	r3, #128	@ 0x80
 8003cc4:	d123      	bne.n	8003d0e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	699b      	ldr	r3, [r3, #24]
 8003cca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cce:	6a3b      	ldr	r3, [r7, #32]
 8003cd0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd6:	e014      	b.n	8003d02 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cdc:	4613      	mov	r3, r2
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d105      	bne.n	8003cfc <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f000 fb0a 	bl	8004310 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cfe:	3301      	adds	r3, #1
 8003d00:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	791b      	ldrb	r3, [r3, #4]
 8003d06:	461a      	mov	r2, r3
 8003d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d3e4      	bcc.n	8003cd8 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f003 ff58 	bl	8007bc8 <USB_ReadInterrupts>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d22:	d13c      	bne.n	8003d9e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d24:	2301      	movs	r3, #1
 8003d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d28:	e02b      	b.n	8003d82 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2c:	015a      	lsls	r2, r3, #5
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	4413      	add	r3, r2
 8003d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d3a:	6879      	ldr	r1, [r7, #4]
 8003d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d3e:	4613      	mov	r3, r2
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	4413      	add	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	440b      	add	r3, r1
 8003d48:	3318      	adds	r3, #24
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d115      	bne.n	8003d7c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	da12      	bge.n	8003d7c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3317      	adds	r3, #23
 8003d66:	2201      	movs	r2, #1
 8003d68:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 faca 	bl	8004310 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7e:	3301      	adds	r3, #1
 8003d80:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	791b      	ldrb	r3, [r3, #4]
 8003d86:	461a      	mov	r2, r3
 8003d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d3cd      	bcc.n	8003d2a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	695a      	ldr	r2, [r3, #20]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003d9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f003 ff10 	bl	8007bc8 <USB_ReadInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003db2:	d156      	bne.n	8003e62 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003db4:	2301      	movs	r3, #1
 8003db6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003db8:	e045      	b.n	8003e46 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dce:	4613      	mov	r3, r2
 8003dd0:	00db      	lsls	r3, r3, #3
 8003dd2:	4413      	add	r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d12e      	bne.n	8003e40 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003de2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	da2b      	bge.n	8003e40 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003de8:	69bb      	ldr	r3, [r7, #24]
 8003dea:	0c1a      	lsrs	r2, r3, #16
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003df2:	4053      	eors	r3, r2
 8003df4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d121      	bne.n	8003e40 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003dfc:	6879      	ldr	r1, [r7, #4]
 8003dfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e00:	4613      	mov	r3, r2
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	440b      	add	r3, r1
 8003e0a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003e0e:	2201      	movs	r2, #1
 8003e10:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e12:	6a3b      	ldr	r3, [r7, #32]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10a      	bne.n	8003e40 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	69fa      	ldr	r2, [r7, #28]
 8003e34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e3c:	6053      	str	r3, [r2, #4]
            break;
 8003e3e:	e008      	b.n	8003e52 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	3301      	adds	r3, #1
 8003e44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	791b      	ldrb	r3, [r3, #4]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d3b3      	bcc.n	8003dba <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003e60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f003 feae 	bl	8007bc8 <USB_ReadInterrupts>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e76:	d10a      	bne.n	8003e8e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f006 fc59 	bl	800a730 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	695a      	ldr	r2, [r3, #20]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003e8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f003 fe98 	bl	8007bc8 <USB_ReadInterrupts>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	f003 0304 	and.w	r3, r3, #4
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d115      	bne.n	8003ece <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f006 fc49 	bl	800a74c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	6859      	ldr	r1, [r3, #4]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	e000      	b.n	8003ece <HAL_PCD_IRQHandler+0x996>
      return;
 8003ecc:	bf00      	nop
    }
  }
}
 8003ece:	3734      	adds	r7, #52	@ 0x34
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd90      	pop	{r4, r7, pc}

08003ed4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d101      	bne.n	8003eee <HAL_PCD_SetAddress+0x1a>
 8003eea:	2302      	movs	r3, #2
 8003eec:	e012      	b.n	8003f14 <HAL_PCD_SetAddress+0x40>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	78fa      	ldrb	r2, [r7, #3]
 8003efa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	78fa      	ldrb	r2, [r7, #3]
 8003f02:	4611      	mov	r1, r2
 8003f04:	4618      	mov	r0, r3
 8003f06:	f003 fdf7 	bl	8007af8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}

08003f1c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	4608      	mov	r0, r1
 8003f26:	4611      	mov	r1, r2
 8003f28:	461a      	mov	r2, r3
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	70fb      	strb	r3, [r7, #3]
 8003f2e:	460b      	mov	r3, r1
 8003f30:	803b      	strh	r3, [r7, #0]
 8003f32:	4613      	mov	r3, r2
 8003f34:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	da0f      	bge.n	8003f62 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f42:	78fb      	ldrb	r3, [r7, #3]
 8003f44:	f003 020f 	and.w	r2, r3, #15
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	4413      	add	r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	3310      	adds	r3, #16
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	4413      	add	r3, r2
 8003f56:	3304      	adds	r3, #4
 8003f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	705a      	strb	r2, [r3, #1]
 8003f60:	e00f      	b.n	8003f82 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f62:	78fb      	ldrb	r3, [r7, #3]
 8003f64:	f003 020f 	and.w	r2, r3, #15
 8003f68:	4613      	mov	r3, r2
 8003f6a:	00db      	lsls	r3, r3, #3
 8003f6c:	4413      	add	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	4413      	add	r3, r2
 8003f78:	3304      	adds	r3, #4
 8003f7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	f003 030f 	and.w	r3, r3, #15
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8003f8e:	883b      	ldrh	r3, [r7, #0]
 8003f90:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	78ba      	ldrb	r2, [r7, #2]
 8003f9c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	785b      	ldrb	r3, [r3, #1]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d004      	beq.n	8003fb0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	781b      	ldrb	r3, [r3, #0]
 8003faa:	461a      	mov	r2, r3
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003fb0:	78bb      	ldrb	r3, [r7, #2]
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d102      	bne.n	8003fbc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_PCD_EP_Open+0xae>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e00e      	b.n	8003fe8 <HAL_PCD_EP_Open+0xcc>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68f9      	ldr	r1, [r7, #12]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f002 ff71 	bl	8006ec0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003fe6:	7afb      	ldrb	r3, [r7, #11]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004000:	2b00      	cmp	r3, #0
 8004002:	da0f      	bge.n	8004024 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004004:	78fb      	ldrb	r3, [r7, #3]
 8004006:	f003 020f 	and.w	r2, r3, #15
 800400a:	4613      	mov	r3, r2
 800400c:	00db      	lsls	r3, r3, #3
 800400e:	4413      	add	r3, r2
 8004010:	009b      	lsls	r3, r3, #2
 8004012:	3310      	adds	r3, #16
 8004014:	687a      	ldr	r2, [r7, #4]
 8004016:	4413      	add	r3, r2
 8004018:	3304      	adds	r3, #4
 800401a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2201      	movs	r2, #1
 8004020:	705a      	strb	r2, [r3, #1]
 8004022:	e00f      	b.n	8004044 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004024:	78fb      	ldrb	r3, [r7, #3]
 8004026:	f003 020f 	and.w	r2, r3, #15
 800402a:	4613      	mov	r3, r2
 800402c:	00db      	lsls	r3, r3, #3
 800402e:	4413      	add	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004036:	687a      	ldr	r2, [r7, #4]
 8004038:	4413      	add	r3, r2
 800403a:	3304      	adds	r3, #4
 800403c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004044:	78fb      	ldrb	r3, [r7, #3]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	b2da      	uxtb	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004056:	2b01      	cmp	r3, #1
 8004058:	d101      	bne.n	800405e <HAL_PCD_EP_Close+0x6e>
 800405a:	2302      	movs	r3, #2
 800405c:	e00e      	b.n	800407c <HAL_PCD_EP_Close+0x8c>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	68f9      	ldr	r1, [r7, #12]
 800406c:	4618      	mov	r0, r3
 800406e:	f002 ffaf 	bl	8006fd0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3710      	adds	r7, #16
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	607a      	str	r2, [r7, #4]
 800408e:	603b      	str	r3, [r7, #0]
 8004090:	460b      	mov	r3, r1
 8004092:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004094:	7afb      	ldrb	r3, [r7, #11]
 8004096:	f003 020f 	and.w	r2, r3, #15
 800409a:	4613      	mov	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	4413      	add	r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4413      	add	r3, r2
 80040aa:	3304      	adds	r3, #4
 80040ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80040ba:	697b      	ldr	r3, [r7, #20]
 80040bc:	2200      	movs	r2, #0
 80040be:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	2200      	movs	r2, #0
 80040c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80040c6:	7afb      	ldrb	r3, [r7, #11]
 80040c8:	f003 030f 	and.w	r3, r3, #15
 80040cc:	b2da      	uxtb	r2, r3
 80040ce:	697b      	ldr	r3, [r7, #20]
 80040d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	799b      	ldrb	r3, [r3, #6]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d102      	bne.n	80040e0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80040da:	687a      	ldr	r2, [r7, #4]
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6818      	ldr	r0, [r3, #0]
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	799b      	ldrb	r3, [r3, #6]
 80040e8:	461a      	mov	r2, r3
 80040ea:	6979      	ldr	r1, [r7, #20]
 80040ec:	f003 f84c 	bl	8007188 <USB_EPStartXfer>

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3718      	adds	r7, #24
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}

080040fa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80040fa:	b480      	push	{r7}
 80040fc:	b083      	sub	sp, #12
 80040fe:	af00      	add	r7, sp, #0
 8004100:	6078      	str	r0, [r7, #4]
 8004102:	460b      	mov	r3, r1
 8004104:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004106:	78fb      	ldrb	r3, [r7, #3]
 8004108:	f003 020f 	and.w	r2, r3, #15
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	00db      	lsls	r3, r3, #3
 8004112:	4413      	add	r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800411c:	681b      	ldr	r3, [r3, #0]
}
 800411e:	4618      	mov	r0, r3
 8004120:	370c      	adds	r7, #12
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	60f8      	str	r0, [r7, #12]
 8004132:	607a      	str	r2, [r7, #4]
 8004134:	603b      	str	r3, [r7, #0]
 8004136:	460b      	mov	r3, r1
 8004138:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800413a:	7afb      	ldrb	r3, [r7, #11]
 800413c:	f003 020f 	and.w	r2, r3, #15
 8004140:	4613      	mov	r3, r2
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	4413      	add	r3, r2
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	3310      	adds	r3, #16
 800414a:	68fa      	ldr	r2, [r7, #12]
 800414c:	4413      	add	r3, r2
 800414e:	3304      	adds	r3, #4
 8004150:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	687a      	ldr	r2, [r7, #4]
 8004156:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2201      	movs	r2, #1
 8004168:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800416a:	7afb      	ldrb	r3, [r7, #11]
 800416c:	f003 030f 	and.w	r3, r3, #15
 8004170:	b2da      	uxtb	r2, r3
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	799b      	ldrb	r3, [r3, #6]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d102      	bne.n	8004184 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	697b      	ldr	r3, [r7, #20]
 8004182:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6818      	ldr	r0, [r3, #0]
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	799b      	ldrb	r3, [r3, #6]
 800418c:	461a      	mov	r2, r3
 800418e:	6979      	ldr	r1, [r7, #20]
 8004190:	f002 fffa 	bl	8007188 <USB_EPStartXfer>

  return HAL_OK;
 8004194:	2300      	movs	r3, #0
}
 8004196:	4618      	mov	r0, r3
 8004198:	3718      	adds	r7, #24
 800419a:	46bd      	mov	sp, r7
 800419c:	bd80      	pop	{r7, pc}

0800419e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800419e:	b580      	push	{r7, lr}
 80041a0:	b084      	sub	sp, #16
 80041a2:	af00      	add	r7, sp, #0
 80041a4:	6078      	str	r0, [r7, #4]
 80041a6:	460b      	mov	r3, r1
 80041a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041aa:	78fb      	ldrb	r3, [r7, #3]
 80041ac:	f003 030f 	and.w	r3, r3, #15
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	7912      	ldrb	r2, [r2, #4]
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d901      	bls.n	80041bc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e04f      	b.n	800425c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80041bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	da0f      	bge.n	80041e4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041c4:	78fb      	ldrb	r3, [r7, #3]
 80041c6:	f003 020f 	and.w	r2, r3, #15
 80041ca:	4613      	mov	r3, r2
 80041cc:	00db      	lsls	r3, r3, #3
 80041ce:	4413      	add	r3, r2
 80041d0:	009b      	lsls	r3, r3, #2
 80041d2:	3310      	adds	r3, #16
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	4413      	add	r3, r2
 80041d8:	3304      	adds	r3, #4
 80041da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	705a      	strb	r2, [r3, #1]
 80041e2:	e00d      	b.n	8004200 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80041e4:	78fa      	ldrb	r2, [r7, #3]
 80041e6:	4613      	mov	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	4413      	add	r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	4413      	add	r3, r2
 80041f6:	3304      	adds	r3, #4
 80041f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004206:	78fb      	ldrb	r3, [r7, #3]
 8004208:	f003 030f 	and.w	r3, r3, #15
 800420c:	b2da      	uxtb	r2, r3
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_PCD_EP_SetStall+0x82>
 800421c:	2302      	movs	r3, #2
 800421e:	e01d      	b.n	800425c <HAL_PCD_EP_SetStall+0xbe>
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68f9      	ldr	r1, [r7, #12]
 800422e:	4618      	mov	r0, r3
 8004230:	f003 fb8e 	bl	8007950 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004234:	78fb      	ldrb	r3, [r7, #3]
 8004236:	f003 030f 	and.w	r3, r3, #15
 800423a:	2b00      	cmp	r3, #0
 800423c:	d109      	bne.n	8004252 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	7999      	ldrb	r1, [r3, #6]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800424c:	461a      	mov	r2, r3
 800424e:	f003 fd81 	bl	8007d54 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004270:	78fb      	ldrb	r3, [r7, #3]
 8004272:	f003 030f 	and.w	r3, r3, #15
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	7912      	ldrb	r2, [r2, #4]
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e042      	b.n	8004308 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004282:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004286:	2b00      	cmp	r3, #0
 8004288:	da0f      	bge.n	80042aa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800428a:	78fb      	ldrb	r3, [r7, #3]
 800428c:	f003 020f 	and.w	r2, r3, #15
 8004290:	4613      	mov	r3, r2
 8004292:	00db      	lsls	r3, r3, #3
 8004294:	4413      	add	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	3310      	adds	r3, #16
 800429a:	687a      	ldr	r2, [r7, #4]
 800429c:	4413      	add	r3, r2
 800429e:	3304      	adds	r3, #4
 80042a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2201      	movs	r2, #1
 80042a6:	705a      	strb	r2, [r3, #1]
 80042a8:	e00f      	b.n	80042ca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 020f 	and.w	r2, r3, #15
 80042b0:	4613      	mov	r3, r2
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	4413      	add	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	4413      	add	r3, r2
 80042c0:	3304      	adds	r3, #4
 80042c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	2200      	movs	r2, #0
 80042ce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d101      	bne.n	80042ea <HAL_PCD_EP_ClrStall+0x86>
 80042e6:	2302      	movs	r3, #2
 80042e8:	e00e      	b.n	8004308 <HAL_PCD_EP_ClrStall+0xa4>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68f9      	ldr	r1, [r7, #12]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f003 fb97 	bl	8007a2c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	2200      	movs	r2, #0
 8004302:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3710      	adds	r7, #16
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b084      	sub	sp, #16
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800431c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004320:	2b00      	cmp	r3, #0
 8004322:	da0c      	bge.n	800433e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004324:	78fb      	ldrb	r3, [r7, #3]
 8004326:	f003 020f 	and.w	r2, r3, #15
 800432a:	4613      	mov	r3, r2
 800432c:	00db      	lsls	r3, r3, #3
 800432e:	4413      	add	r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	3310      	adds	r3, #16
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	4413      	add	r3, r2
 8004338:	3304      	adds	r3, #4
 800433a:	60fb      	str	r3, [r7, #12]
 800433c:	e00c      	b.n	8004358 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800433e:	78fb      	ldrb	r3, [r7, #3]
 8004340:	f003 020f 	and.w	r2, r3, #15
 8004344:	4613      	mov	r3, r2
 8004346:	00db      	lsls	r3, r3, #3
 8004348:	4413      	add	r3, r2
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	4413      	add	r3, r2
 8004354:	3304      	adds	r3, #4
 8004356:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68f9      	ldr	r1, [r7, #12]
 800435e:	4618      	mov	r0, r3
 8004360:	f003 f9b6 	bl	80076d0 <USB_EPStopXfer>
 8004364:	4603      	mov	r3, r0
 8004366:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004368:	7afb      	ldrb	r3, [r7, #11]
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}

08004372 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004372:	b580      	push	{r7, lr}
 8004374:	b08a      	sub	sp, #40	@ 0x28
 8004376:	af02      	add	r7, sp, #8
 8004378:	6078      	str	r0, [r7, #4]
 800437a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004386:	683a      	ldr	r2, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	4413      	add	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	3310      	adds	r3, #16
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	4413      	add	r3, r2
 8004396:	3304      	adds	r3, #4
 8004398:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	695a      	ldr	r2, [r3, #20]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d901      	bls.n	80043aa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e06b      	b.n	8004482 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	691a      	ldr	r2, [r3, #16]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	1ad3      	subs	r3, r2, r3
 80043b4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	69fa      	ldr	r2, [r7, #28]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d902      	bls.n	80043c6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3303      	adds	r3, #3
 80043ca:	089b      	lsrs	r3, r3, #2
 80043cc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80043ce:	e02a      	b.n	8004426 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	691a      	ldr	r2, [r3, #16]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	695b      	ldr	r3, [r3, #20]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	69fa      	ldr	r2, [r7, #28]
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d902      	bls.n	80043ec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	3303      	adds	r3, #3
 80043f0:	089b      	lsrs	r3, r3, #2
 80043f2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	68d9      	ldr	r1, [r3, #12]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	4603      	mov	r3, r0
 8004408:	6978      	ldr	r0, [r7, #20]
 800440a:	f003 fa0b 	bl	8007824 <USB_WritePacket>

    ep->xfer_buff  += len;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	68da      	ldr	r2, [r3, #12]
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	441a      	add	r2, r3
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	695a      	ldr	r2, [r3, #20]
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	441a      	add	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	015a      	lsls	r2, r3, #5
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4413      	add	r3, r2
 800442e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004436:	69ba      	ldr	r2, [r7, #24]
 8004438:	429a      	cmp	r2, r3
 800443a:	d809      	bhi.n	8004450 <PCD_WriteEmptyTxFifo+0xde>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004444:	429a      	cmp	r2, r3
 8004446:	d203      	bcs.n	8004450 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	691b      	ldr	r3, [r3, #16]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1bf      	bne.n	80043d0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	429a      	cmp	r2, r3
 800445a:	d811      	bhi.n	8004480 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	f003 030f 	and.w	r3, r3, #15
 8004462:	2201      	movs	r2, #1
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004470:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	43db      	mvns	r3, r3
 8004476:	6939      	ldr	r1, [r7, #16]
 8004478:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800447c:	4013      	ands	r3, r2
 800447e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	3720      	adds	r7, #32
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
	...

0800448c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b088      	sub	sp, #32
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80044a0:	69fb      	ldr	r3, [r7, #28]
 80044a2:	333c      	adds	r3, #60	@ 0x3c
 80044a4:	3304      	adds	r3, #4
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	69bb      	ldr	r3, [r7, #24]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	799b      	ldrb	r3, [r3, #6]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d17b      	bne.n	80045ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	f003 0308 	and.w	r3, r3, #8
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d015      	beq.n	80044f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	4a61      	ldr	r2, [pc, #388]	@ (8004654 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	f240 80b9 	bls.w	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80044dc:	2b00      	cmp	r3, #0
 80044de:	f000 80b3 	beq.w	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	015a      	lsls	r2, r3, #5
 80044e6:	69bb      	ldr	r3, [r7, #24]
 80044e8:	4413      	add	r3, r2
 80044ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044ee:	461a      	mov	r2, r3
 80044f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044f4:	6093      	str	r3, [r2, #8]
 80044f6:	e0a7      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	f003 0320 	and.w	r3, r3, #32
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d009      	beq.n	8004516 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	015a      	lsls	r2, r3, #5
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	4413      	add	r3, r2
 800450a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800450e:	461a      	mov	r2, r3
 8004510:	2320      	movs	r3, #32
 8004512:	6093      	str	r3, [r2, #8]
 8004514:	e098      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800451c:	2b00      	cmp	r3, #0
 800451e:	f040 8093 	bne.w	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	4a4b      	ldr	r2, [pc, #300]	@ (8004654 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d90f      	bls.n	800454a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004530:	2b00      	cmp	r3, #0
 8004532:	d00a      	beq.n	800454a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	69bb      	ldr	r3, [r7, #24]
 800453a:	4413      	add	r3, r2
 800453c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004540:	461a      	mov	r2, r3
 8004542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004546:	6093      	str	r3, [r2, #8]
 8004548:	e07e      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	4613      	mov	r3, r2
 800454e:	00db      	lsls	r3, r3, #3
 8004550:	4413      	add	r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004558:	687a      	ldr	r2, [r7, #4]
 800455a:	4413      	add	r3, r2
 800455c:	3304      	adds	r3, #4
 800455e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6a1a      	ldr	r2, [r3, #32]
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	0159      	lsls	r1, r3, #5
 8004568:	69bb      	ldr	r3, [r7, #24]
 800456a:	440b      	add	r3, r1
 800456c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004576:	1ad2      	subs	r2, r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d114      	bne.n	80045ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d109      	bne.n	800459e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004594:	461a      	mov	r2, r3
 8004596:	2101      	movs	r1, #1
 8004598:	f003 fbdc 	bl	8007d54 <USB_EP0_OutStart>
 800459c:	e006      	b.n	80045ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	441a      	add	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	4619      	mov	r1, r3
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f005 fff8 	bl	800a5a8 <HAL_PCD_DataOutStageCallback>
 80045b8:	e046      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	4a26      	ldr	r2, [pc, #152]	@ (8004658 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d124      	bne.n	800460c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00a      	beq.n	80045e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	015a      	lsls	r2, r3, #5
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d8:	461a      	mov	r2, r3
 80045da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045de:	6093      	str	r3, [r2, #8]
 80045e0:	e032      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f003 0320 	and.w	r3, r3, #32
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d008      	beq.n	80045fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	015a      	lsls	r2, r3, #5
 80045f0:	69bb      	ldr	r3, [r7, #24]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f8:	461a      	mov	r2, r3
 80045fa:	2320      	movs	r3, #32
 80045fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	b2db      	uxtb	r3, r3
 8004602:	4619      	mov	r1, r3
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f005 ffcf 	bl	800a5a8 <HAL_PCD_DataOutStageCallback>
 800460a:	e01d      	b.n	8004648 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d114      	bne.n	800463c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004612:	6879      	ldr	r1, [r7, #4]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	4613      	mov	r3, r2
 8004618:	00db      	lsls	r3, r3, #3
 800461a:	4413      	add	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	440b      	add	r3, r1
 8004620:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2b00      	cmp	r3, #0
 8004628:	d108      	bne.n	800463c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6818      	ldr	r0, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004634:	461a      	mov	r2, r3
 8004636:	2100      	movs	r1, #0
 8004638:	f003 fb8c 	bl	8007d54 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	4619      	mov	r1, r3
 8004642:	6878      	ldr	r0, [r7, #4]
 8004644:	f005 ffb0 	bl	800a5a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	4f54300a 	.word	0x4f54300a
 8004658:	4f54310a 	.word	0x4f54310a

0800465c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	333c      	adds	r3, #60	@ 0x3c
 8004674:	3304      	adds	r3, #4
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	015a      	lsls	r2, r3, #5
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	4413      	add	r3, r2
 8004682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	4a15      	ldr	r2, [pc, #84]	@ (80046e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d90e      	bls.n	80046b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004698:	2b00      	cmp	r3, #0
 800469a:	d009      	beq.n	80046b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	015a      	lsls	r2, r3, #5
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4413      	add	r3, r2
 80046a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046a8:	461a      	mov	r2, r3
 80046aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f005 ff67 	bl	800a584 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	4a0a      	ldr	r2, [pc, #40]	@ (80046e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d90c      	bls.n	80046d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	799b      	ldrb	r3, [r3, #6]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d108      	bne.n	80046d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6818      	ldr	r0, [r3, #0]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80046d0:	461a      	mov	r2, r3
 80046d2:	2101      	movs	r1, #1
 80046d4:	f003 fb3e 	bl	8007d54 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3718      	adds	r7, #24
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	4f54300a 	.word	0x4f54300a

080046e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	460b      	mov	r3, r1
 80046f2:	70fb      	strb	r3, [r7, #3]
 80046f4:	4613      	mov	r3, r2
 80046f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004700:	78fb      	ldrb	r3, [r7, #3]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d107      	bne.n	8004716 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004706:	883b      	ldrh	r3, [r7, #0]
 8004708:	0419      	lsls	r1, r3, #16
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	430a      	orrs	r2, r1
 8004712:	629a      	str	r2, [r3, #40]	@ 0x28
 8004714:	e028      	b.n	8004768 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800471c:	0c1b      	lsrs	r3, r3, #16
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	4413      	add	r3, r2
 8004722:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004724:	2300      	movs	r3, #0
 8004726:	73fb      	strb	r3, [r7, #15]
 8004728:	e00d      	b.n	8004746 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	3340      	adds	r3, #64	@ 0x40
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	4413      	add	r3, r2
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	0c1b      	lsrs	r3, r3, #16
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4413      	add	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004740:	7bfb      	ldrb	r3, [r7, #15]
 8004742:	3301      	adds	r3, #1
 8004744:	73fb      	strb	r3, [r7, #15]
 8004746:	7bfa      	ldrb	r2, [r7, #15]
 8004748:	78fb      	ldrb	r3, [r7, #3]
 800474a:	3b01      	subs	r3, #1
 800474c:	429a      	cmp	r2, r3
 800474e:	d3ec      	bcc.n	800472a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004750:	883b      	ldrh	r3, [r7, #0]
 8004752:	0418      	lsls	r0, r3, #16
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6819      	ldr	r1, [r3, #0]
 8004758:	78fb      	ldrb	r3, [r7, #3]
 800475a:	3b01      	subs	r3, #1
 800475c:	68ba      	ldr	r2, [r7, #8]
 800475e:	4302      	orrs	r2, r0
 8004760:	3340      	adds	r3, #64	@ 0x40
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	440b      	add	r3, r1
 8004766:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr

08004776 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004776:	b480      	push	{r7}
 8004778:	b083      	sub	sp, #12
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
 800477e:	460b      	mov	r3, r1
 8004780:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	887a      	ldrh	r2, [r7, #2]
 8004788:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	370c      	adds	r7, #12
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2201      	movs	r2, #1
 80047aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2200      	movs	r2, #0
 80047b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80047c6:	4b05      	ldr	r3, [pc, #20]	@ (80047dc <HAL_PCDEx_ActivateLPM+0x44>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	68fa      	ldr	r2, [r7, #12]
 80047cc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	10000003 	.word	0x10000003

080047e0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80047e0:	b480      	push	{r7}
 80047e2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047e4:	4b05      	ldr	r3, [pc, #20]	@ (80047fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a04      	ldr	r2, [pc, #16]	@ (80047fc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80047ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047ee:	6013      	str	r3, [r2, #0]
}
 80047f0:	bf00      	nop
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	40007000 	.word	0x40007000

08004800 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b082      	sub	sp, #8
 8004804:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004806:	2300      	movs	r3, #0
 8004808:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800480a:	4b23      	ldr	r3, [pc, #140]	@ (8004898 <HAL_PWREx_EnableOverDrive+0x98>)
 800480c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480e:	4a22      	ldr	r2, [pc, #136]	@ (8004898 <HAL_PWREx_EnableOverDrive+0x98>)
 8004810:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004814:	6413      	str	r3, [r2, #64]	@ 0x40
 8004816:	4b20      	ldr	r3, [pc, #128]	@ (8004898 <HAL_PWREx_EnableOverDrive+0x98>)
 8004818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800481e:	603b      	str	r3, [r7, #0]
 8004820:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004822:	4b1e      	ldr	r3, [pc, #120]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a1d      	ldr	r2, [pc, #116]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004828:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800482c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800482e:	f7fe fa3b 	bl	8002ca8 <HAL_GetTick>
 8004832:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004834:	e009      	b.n	800484a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004836:	f7fe fa37 	bl	8002ca8 <HAL_GetTick>
 800483a:	4602      	mov	r2, r0
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004844:	d901      	bls.n	800484a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e022      	b.n	8004890 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800484a:	4b14      	ldr	r3, [pc, #80]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004856:	d1ee      	bne.n	8004836 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004858:	4b10      	ldr	r3, [pc, #64]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a0f      	ldr	r2, [pc, #60]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 800485e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004862:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004864:	f7fe fa20 	bl	8002ca8 <HAL_GetTick>
 8004868:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800486a:	e009      	b.n	8004880 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800486c:	f7fe fa1c 	bl	8002ca8 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800487a:	d901      	bls.n	8004880 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e007      	b.n	8004890 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004880:	4b06      	ldr	r3, [pc, #24]	@ (800489c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004888:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800488c:	d1ee      	bne.n	800486c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800488e:	2300      	movs	r3, #0
}
 8004890:	4618      	mov	r0, r3
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	40023800 	.word	0x40023800
 800489c:	40007000 	.word	0x40007000

080048a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d101      	bne.n	80048b6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e291      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 8087 	beq.w	80049d2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048c4:	4b96      	ldr	r3, [pc, #600]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f003 030c 	and.w	r3, r3, #12
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d00c      	beq.n	80048ea <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048d0:	4b93      	ldr	r3, [pc, #588]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80048d2:	689b      	ldr	r3, [r3, #8]
 80048d4:	f003 030c 	and.w	r3, r3, #12
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d112      	bne.n	8004902 <HAL_RCC_OscConfig+0x62>
 80048dc:	4b90      	ldr	r3, [pc, #576]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048e8:	d10b      	bne.n	8004902 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048ea:	4b8d      	ldr	r3, [pc, #564]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d06c      	beq.n	80049d0 <HAL_RCC_OscConfig+0x130>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d168      	bne.n	80049d0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e26b      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800490a:	d106      	bne.n	800491a <HAL_RCC_OscConfig+0x7a>
 800490c:	4b84      	ldr	r3, [pc, #528]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a83      	ldr	r2, [pc, #524]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004912:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004916:	6013      	str	r3, [r2, #0]
 8004918:	e02e      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10c      	bne.n	800493c <HAL_RCC_OscConfig+0x9c>
 8004922:	4b7f      	ldr	r3, [pc, #508]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a7e      	ldr	r2, [pc, #504]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	4b7c      	ldr	r3, [pc, #496]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a7b      	ldr	r2, [pc, #492]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004934:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e01d      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004944:	d10c      	bne.n	8004960 <HAL_RCC_OscConfig+0xc0>
 8004946:	4b76      	ldr	r3, [pc, #472]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a75      	ldr	r2, [pc, #468]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 800494c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004950:	6013      	str	r3, [r2, #0]
 8004952:	4b73      	ldr	r3, [pc, #460]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4a72      	ldr	r2, [pc, #456]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800495c:	6013      	str	r3, [r2, #0]
 800495e:	e00b      	b.n	8004978 <HAL_RCC_OscConfig+0xd8>
 8004960:	4b6f      	ldr	r3, [pc, #444]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a6e      	ldr	r2, [pc, #440]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004966:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800496a:	6013      	str	r3, [r2, #0]
 800496c:	4b6c      	ldr	r3, [pc, #432]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a6b      	ldr	r2, [pc, #428]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004972:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004976:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d013      	beq.n	80049a8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004980:	f7fe f992 	bl	8002ca8 <HAL_GetTick>
 8004984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004986:	e008      	b.n	800499a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004988:	f7fe f98e 	bl	8002ca8 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	2b64      	cmp	r3, #100	@ 0x64
 8004994:	d901      	bls.n	800499a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e21f      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499a:	4b61      	ldr	r3, [pc, #388]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d0f0      	beq.n	8004988 <HAL_RCC_OscConfig+0xe8>
 80049a6:	e014      	b.n	80049d2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a8:	f7fe f97e 	bl	8002ca8 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049b0:	f7fe f97a 	bl	8002ca8 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b64      	cmp	r3, #100	@ 0x64
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e20b      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049c2:	4b57      	ldr	r3, [pc, #348]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x110>
 80049ce:	e000      	b.n	80049d2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d069      	beq.n	8004ab2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049de:	4b50      	ldr	r3, [pc, #320]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f003 030c 	and.w	r3, r3, #12
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00b      	beq.n	8004a02 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049ea:	4b4d      	ldr	r3, [pc, #308]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f003 030c 	and.w	r3, r3, #12
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d11c      	bne.n	8004a30 <HAL_RCC_OscConfig+0x190>
 80049f6:	4b4a      	ldr	r3, [pc, #296]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d116      	bne.n	8004a30 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a02:	4b47      	ldr	r3, [pc, #284]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d005      	beq.n	8004a1a <HAL_RCC_OscConfig+0x17a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d001      	beq.n	8004a1a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e1df      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a1a:	4b41      	ldr	r3, [pc, #260]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	493d      	ldr	r1, [pc, #244]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a2e:	e040      	b.n	8004ab2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d023      	beq.n	8004a80 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a38:	4b39      	ldr	r3, [pc, #228]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a38      	ldr	r2, [pc, #224]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a3e:	f043 0301 	orr.w	r3, r3, #1
 8004a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a44:	f7fe f930 	bl	8002ca8 <HAL_GetTick>
 8004a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4a:	e008      	b.n	8004a5e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a4c:	f7fe f92c 	bl	8002ca8 <HAL_GetTick>
 8004a50:	4602      	mov	r2, r0
 8004a52:	693b      	ldr	r3, [r7, #16]
 8004a54:	1ad3      	subs	r3, r2, r3
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d901      	bls.n	8004a5e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004a5a:	2303      	movs	r3, #3
 8004a5c:	e1bd      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a5e:	4b30      	ldr	r3, [pc, #192]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0302 	and.w	r3, r3, #2
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d0f0      	beq.n	8004a4c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a6a:	4b2d      	ldr	r3, [pc, #180]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	691b      	ldr	r3, [r3, #16]
 8004a76:	00db      	lsls	r3, r3, #3
 8004a78:	4929      	ldr	r1, [pc, #164]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	600b      	str	r3, [r1, #0]
 8004a7e:	e018      	b.n	8004ab2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a80:	4b27      	ldr	r3, [pc, #156]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a26      	ldr	r2, [pc, #152]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a8c:	f7fe f90c 	bl	8002ca8 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a94:	f7fe f908 	bl	8002ca8 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e199      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0308 	and.w	r3, r3, #8
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d038      	beq.n	8004b30 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d019      	beq.n	8004afa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ac6:	4b16      	ldr	r3, [pc, #88]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aca:	4a15      	ldr	r2, [pc, #84]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ad2:	f7fe f8e9 	bl	8002ca8 <HAL_GetTick>
 8004ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ad8:	e008      	b.n	8004aec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ada:	f7fe f8e5 	bl	8002ca8 <HAL_GetTick>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d901      	bls.n	8004aec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	e176      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aec:	4b0c      	ldr	r3, [pc, #48]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d0f0      	beq.n	8004ada <HAL_RCC_OscConfig+0x23a>
 8004af8:	e01a      	b.n	8004b30 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004afa:	4b09      	ldr	r3, [pc, #36]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004afc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004afe:	4a08      	ldr	r2, [pc, #32]	@ (8004b20 <HAL_RCC_OscConfig+0x280>)
 8004b00:	f023 0301 	bic.w	r3, r3, #1
 8004b04:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b06:	f7fe f8cf 	bl	8002ca8 <HAL_GetTick>
 8004b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b0c:	e00a      	b.n	8004b24 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b0e:	f7fe f8cb 	bl	8002ca8 <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d903      	bls.n	8004b24 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e15c      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
 8004b20:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b24:	4b91      	ldr	r3, [pc, #580]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004b26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b28:	f003 0302 	and.w	r3, r3, #2
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1ee      	bne.n	8004b0e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0304 	and.w	r3, r3, #4
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	f000 80a4 	beq.w	8004c86 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b3e:	4b8b      	ldr	r3, [pc, #556]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10d      	bne.n	8004b66 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b4a:	4b88      	ldr	r3, [pc, #544]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	4a87      	ldr	r2, [pc, #540]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b54:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b56:	4b85      	ldr	r3, [pc, #532]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b5e:	60bb      	str	r3, [r7, #8]
 8004b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b62:	2301      	movs	r3, #1
 8004b64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b66:	4b82      	ldr	r3, [pc, #520]	@ (8004d70 <HAL_RCC_OscConfig+0x4d0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d118      	bne.n	8004ba4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004b72:	4b7f      	ldr	r3, [pc, #508]	@ (8004d70 <HAL_RCC_OscConfig+0x4d0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a7e      	ldr	r2, [pc, #504]	@ (8004d70 <HAL_RCC_OscConfig+0x4d0>)
 8004b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b7e:	f7fe f893 	bl	8002ca8 <HAL_GetTick>
 8004b82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b84:	e008      	b.n	8004b98 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b86:	f7fe f88f 	bl	8002ca8 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	2b64      	cmp	r3, #100	@ 0x64
 8004b92:	d901      	bls.n	8004b98 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e120      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b98:	4b75      	ldr	r3, [pc, #468]	@ (8004d70 <HAL_RCC_OscConfig+0x4d0>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d0f0      	beq.n	8004b86 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d106      	bne.n	8004bba <HAL_RCC_OscConfig+0x31a>
 8004bac:	4b6f      	ldr	r3, [pc, #444]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb0:	4a6e      	ldr	r2, [pc, #440]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bb2:	f043 0301 	orr.w	r3, r3, #1
 8004bb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bb8:	e02d      	b.n	8004c16 <HAL_RCC_OscConfig+0x376>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10c      	bne.n	8004bdc <HAL_RCC_OscConfig+0x33c>
 8004bc2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc6:	4a69      	ldr	r2, [pc, #420]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bc8:	f023 0301 	bic.w	r3, r3, #1
 8004bcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bce:	4b67      	ldr	r3, [pc, #412]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd2:	4a66      	ldr	r2, [pc, #408]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bd4:	f023 0304 	bic.w	r3, r3, #4
 8004bd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bda:	e01c      	b.n	8004c16 <HAL_RCC_OscConfig+0x376>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
 8004be0:	2b05      	cmp	r3, #5
 8004be2:	d10c      	bne.n	8004bfe <HAL_RCC_OscConfig+0x35e>
 8004be4:	4b61      	ldr	r3, [pc, #388]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004be6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be8:	4a60      	ldr	r2, [pc, #384]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bea:	f043 0304 	orr.w	r3, r3, #4
 8004bee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bf0:	4b5e      	ldr	r3, [pc, #376]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bf4:	4a5d      	ldr	r2, [pc, #372]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004bf6:	f043 0301 	orr.w	r3, r3, #1
 8004bfa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bfc:	e00b      	b.n	8004c16 <HAL_RCC_OscConfig+0x376>
 8004bfe:	4b5b      	ldr	r3, [pc, #364]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c02:	4a5a      	ldr	r2, [pc, #360]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c04:	f023 0301 	bic.w	r3, r3, #1
 8004c08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c0a:	4b58      	ldr	r3, [pc, #352]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0e:	4a57      	ldr	r2, [pc, #348]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c10:	f023 0304 	bic.w	r3, r3, #4
 8004c14:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d015      	beq.n	8004c4a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c1e:	f7fe f843 	bl	8002ca8 <HAL_GetTick>
 8004c22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c24:	e00a      	b.n	8004c3c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c26:	f7fe f83f 	bl	8002ca8 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d901      	bls.n	8004c3c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e0ce      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c3c:	4b4b      	ldr	r3, [pc, #300]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0ee      	beq.n	8004c26 <HAL_RCC_OscConfig+0x386>
 8004c48:	e014      	b.n	8004c74 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c4a:	f7fe f82d 	bl	8002ca8 <HAL_GetTick>
 8004c4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c50:	e00a      	b.n	8004c68 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c52:	f7fe f829 	bl	8002ca8 <HAL_GetTick>
 8004c56:	4602      	mov	r2, r0
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e0b8      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c68:	4b40      	ldr	r3, [pc, #256]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6c:	f003 0302 	and.w	r3, r3, #2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1ee      	bne.n	8004c52 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c74:	7dfb      	ldrb	r3, [r7, #23]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d105      	bne.n	8004c86 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c7a:	4b3c      	ldr	r3, [pc, #240]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c7e:	4a3b      	ldr	r2, [pc, #236]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c84:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699b      	ldr	r3, [r3, #24]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 80a4 	beq.w	8004dd8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c90:	4b36      	ldr	r3, [pc, #216]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 030c 	and.w	r3, r3, #12
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d06b      	beq.n	8004d74 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	2b02      	cmp	r3, #2
 8004ca2:	d149      	bne.n	8004d38 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ca4:	4b31      	ldr	r3, [pc, #196]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a30      	ldr	r2, [pc, #192]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004caa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004cae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cb0:	f7fd fffa 	bl	8002ca8 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cb6:	e008      	b.n	8004cca <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cb8:	f7fd fff6 	bl	8002ca8 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d901      	bls.n	8004cca <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e087      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cca:	4b28      	ldr	r3, [pc, #160]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d1f0      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	69da      	ldr	r2, [r3, #28]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	019b      	lsls	r3, r3, #6
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cec:	085b      	lsrs	r3, r3, #1
 8004cee:	3b01      	subs	r3, #1
 8004cf0:	041b      	lsls	r3, r3, #16
 8004cf2:	431a      	orrs	r2, r3
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf8:	061b      	lsls	r3, r3, #24
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004cfe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004d02:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d04:	4b19      	ldr	r3, [pc, #100]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a18      	ldr	r2, [pc, #96]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d10:	f7fd ffca 	bl	8002ca8 <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d18:	f7fd ffc6 	bl	8002ca8 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e057      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d2a:	4b10      	ldr	r3, [pc, #64]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d0f0      	beq.n	8004d18 <HAL_RCC_OscConfig+0x478>
 8004d36:	e04f      	b.n	8004dd8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d38:	4b0c      	ldr	r3, [pc, #48]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a0b      	ldr	r2, [pc, #44]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d44:	f7fd ffb0 	bl	8002ca8 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d4a:	e008      	b.n	8004d5e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d4c:	f7fd ffac 	bl	8002ca8 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	2b02      	cmp	r3, #2
 8004d58:	d901      	bls.n	8004d5e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	e03d      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d5e:	4b03      	ldr	r3, [pc, #12]	@ (8004d6c <HAL_RCC_OscConfig+0x4cc>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f0      	bne.n	8004d4c <HAL_RCC_OscConfig+0x4ac>
 8004d6a:	e035      	b.n	8004dd8 <HAL_RCC_OscConfig+0x538>
 8004d6c:	40023800 	.word	0x40023800
 8004d70:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004d74:	4b1b      	ldr	r3, [pc, #108]	@ (8004de4 <HAL_RCC_OscConfig+0x544>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	699b      	ldr	r3, [r3, #24]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d028      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d121      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d9a:	429a      	cmp	r2, r3
 8004d9c:	d11a      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d9e:	68fa      	ldr	r2, [r7, #12]
 8004da0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004da4:	4013      	ands	r3, r2
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004daa:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d111      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dba:	085b      	lsrs	r3, r3, #1
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d107      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dce:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d001      	beq.n	8004dd8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	e000      	b.n	8004dda <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3718      	adds	r7, #24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40023800 	.word	0x40023800

08004de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d101      	bne.n	8004e00 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e0d0      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e00:	4b6a      	ldr	r3, [pc, #424]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 030f 	and.w	r3, r3, #15
 8004e08:	683a      	ldr	r2, [r7, #0]
 8004e0a:	429a      	cmp	r2, r3
 8004e0c:	d910      	bls.n	8004e30 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e0e:	4b67      	ldr	r3, [pc, #412]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f023 020f 	bic.w	r2, r3, #15
 8004e16:	4965      	ldr	r1, [pc, #404]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	4313      	orrs	r3, r2
 8004e1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e1e:	4b63      	ldr	r3, [pc, #396]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f003 030f 	and.w	r3, r3, #15
 8004e26:	683a      	ldr	r2, [r7, #0]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d001      	beq.n	8004e30 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e0b8      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d020      	beq.n	8004e7e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0304 	and.w	r3, r3, #4
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d005      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e48:	4b59      	ldr	r3, [pc, #356]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	4a58      	ldr	r2, [pc, #352]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004e52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d005      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e60:	4b53      	ldr	r3, [pc, #332]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	4a52      	ldr	r2, [pc, #328]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004e6a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e6c:	4b50      	ldr	r3, [pc, #320]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	494d      	ldr	r1, [pc, #308]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d040      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d107      	bne.n	8004ea2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e92:	4b47      	ldr	r3, [pc, #284]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d115      	bne.n	8004eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e07f      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2b02      	cmp	r3, #2
 8004ea8:	d107      	bne.n	8004eba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004eaa:	4b41      	ldr	r3, [pc, #260]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d109      	bne.n	8004eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e073      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eba:	4b3d      	ldr	r3, [pc, #244]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0302 	and.w	r3, r3, #2
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e06b      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004eca:	4b39      	ldr	r3, [pc, #228]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	f023 0203 	bic.w	r2, r3, #3
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	4936      	ldr	r1, [pc, #216]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004edc:	f7fd fee4 	bl	8002ca8 <HAL_GetTick>
 8004ee0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ee2:	e00a      	b.n	8004efa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ee4:	f7fd fee0 	bl	8002ca8 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e053      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004efa:	4b2d      	ldr	r3, [pc, #180]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f003 020c 	and.w	r2, r3, #12
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	009b      	lsls	r3, r3, #2
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d1eb      	bne.n	8004ee4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f0c:	4b27      	ldr	r3, [pc, #156]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 030f 	and.w	r3, r3, #15
 8004f14:	683a      	ldr	r2, [r7, #0]
 8004f16:	429a      	cmp	r2, r3
 8004f18:	d210      	bcs.n	8004f3c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f1a:	4b24      	ldr	r3, [pc, #144]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f023 020f 	bic.w	r2, r3, #15
 8004f22:	4922      	ldr	r1, [pc, #136]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f2a:	4b20      	ldr	r3, [pc, #128]	@ (8004fac <HAL_RCC_ClockConfig+0x1c4>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 030f 	and.w	r3, r3, #15
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d001      	beq.n	8004f3c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004f38:	2301      	movs	r3, #1
 8004f3a:	e032      	b.n	8004fa2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d008      	beq.n	8004f5a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f48:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	4916      	ldr	r1, [pc, #88]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f56:	4313      	orrs	r3, r2
 8004f58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0308 	and.w	r3, r3, #8
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d009      	beq.n	8004f7a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f66:	4b12      	ldr	r3, [pc, #72]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	490e      	ldr	r1, [pc, #56]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f7a:	f000 f821 	bl	8004fc0 <HAL_RCC_GetSysClockFreq>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	4b0b      	ldr	r3, [pc, #44]	@ (8004fb0 <HAL_RCC_ClockConfig+0x1c8>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	490a      	ldr	r1, [pc, #40]	@ (8004fb4 <HAL_RCC_ClockConfig+0x1cc>)
 8004f8c:	5ccb      	ldrb	r3, [r1, r3]
 8004f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f92:	4a09      	ldr	r2, [pc, #36]	@ (8004fb8 <HAL_RCC_ClockConfig+0x1d0>)
 8004f94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f96:	4b09      	ldr	r3, [pc, #36]	@ (8004fbc <HAL_RCC_ClockConfig+0x1d4>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7fd fe40 	bl	8002c20 <HAL_InitTick>

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	40023c00 	.word	0x40023c00
 8004fb0:	40023800 	.word	0x40023800
 8004fb4:	0800bee8 	.word	0x0800bee8
 8004fb8:	20000020 	.word	0x20000020
 8004fbc:	20000024 	.word	0x20000024

08004fc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fc4:	b094      	sub	sp, #80	@ 0x50
 8004fc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004fc8:	2300      	movs	r3, #0
 8004fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fcc:	2300      	movs	r3, #0
 8004fce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004fd8:	4b79      	ldr	r3, [pc, #484]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 030c 	and.w	r3, r3, #12
 8004fe0:	2b08      	cmp	r3, #8
 8004fe2:	d00d      	beq.n	8005000 <HAL_RCC_GetSysClockFreq+0x40>
 8004fe4:	2b08      	cmp	r3, #8
 8004fe6:	f200 80e1 	bhi.w	80051ac <HAL_RCC_GetSysClockFreq+0x1ec>
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d002      	beq.n	8004ff4 <HAL_RCC_GetSysClockFreq+0x34>
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d003      	beq.n	8004ffa <HAL_RCC_GetSysClockFreq+0x3a>
 8004ff2:	e0db      	b.n	80051ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ff4:	4b73      	ldr	r3, [pc, #460]	@ (80051c4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ff8:	e0db      	b.n	80051b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004ffa:	4b72      	ldr	r3, [pc, #456]	@ (80051c4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ffc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ffe:	e0d8      	b.n	80051b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005000:	4b6f      	ldr	r3, [pc, #444]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005008:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800500a:	4b6d      	ldr	r3, [pc, #436]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d063      	beq.n	80050de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005016:	4b6a      	ldr	r3, [pc, #424]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	099b      	lsrs	r3, r3, #6
 800501c:	2200      	movs	r2, #0
 800501e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005020:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005022:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005028:	633b      	str	r3, [r7, #48]	@ 0x30
 800502a:	2300      	movs	r3, #0
 800502c:	637b      	str	r3, [r7, #52]	@ 0x34
 800502e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005032:	4622      	mov	r2, r4
 8005034:	462b      	mov	r3, r5
 8005036:	f04f 0000 	mov.w	r0, #0
 800503a:	f04f 0100 	mov.w	r1, #0
 800503e:	0159      	lsls	r1, r3, #5
 8005040:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005044:	0150      	lsls	r0, r2, #5
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	4621      	mov	r1, r4
 800504c:	1a51      	subs	r1, r2, r1
 800504e:	6139      	str	r1, [r7, #16]
 8005050:	4629      	mov	r1, r5
 8005052:	eb63 0301 	sbc.w	r3, r3, r1
 8005056:	617b      	str	r3, [r7, #20]
 8005058:	f04f 0200 	mov.w	r2, #0
 800505c:	f04f 0300 	mov.w	r3, #0
 8005060:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005064:	4659      	mov	r1, fp
 8005066:	018b      	lsls	r3, r1, #6
 8005068:	4651      	mov	r1, sl
 800506a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800506e:	4651      	mov	r1, sl
 8005070:	018a      	lsls	r2, r1, #6
 8005072:	4651      	mov	r1, sl
 8005074:	ebb2 0801 	subs.w	r8, r2, r1
 8005078:	4659      	mov	r1, fp
 800507a:	eb63 0901 	sbc.w	r9, r3, r1
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	f04f 0300 	mov.w	r3, #0
 8005086:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800508a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800508e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005092:	4690      	mov	r8, r2
 8005094:	4699      	mov	r9, r3
 8005096:	4623      	mov	r3, r4
 8005098:	eb18 0303 	adds.w	r3, r8, r3
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	462b      	mov	r3, r5
 80050a0:	eb49 0303 	adc.w	r3, r9, r3
 80050a4:	60fb      	str	r3, [r7, #12]
 80050a6:	f04f 0200 	mov.w	r2, #0
 80050aa:	f04f 0300 	mov.w	r3, #0
 80050ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80050b2:	4629      	mov	r1, r5
 80050b4:	028b      	lsls	r3, r1, #10
 80050b6:	4621      	mov	r1, r4
 80050b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050bc:	4621      	mov	r1, r4
 80050be:	028a      	lsls	r2, r1, #10
 80050c0:	4610      	mov	r0, r2
 80050c2:	4619      	mov	r1, r3
 80050c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80050c6:	2200      	movs	r2, #0
 80050c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80050d0:	f7fb f8f6 	bl	80002c0 <__aeabi_uldivmod>
 80050d4:	4602      	mov	r2, r0
 80050d6:	460b      	mov	r3, r1
 80050d8:	4613      	mov	r3, r2
 80050da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050dc:	e058      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050de:	4b38      	ldr	r3, [pc, #224]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	099b      	lsrs	r3, r3, #6
 80050e4:	2200      	movs	r2, #0
 80050e6:	4618      	mov	r0, r3
 80050e8:	4611      	mov	r1, r2
 80050ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80050ee:	623b      	str	r3, [r7, #32]
 80050f0:	2300      	movs	r3, #0
 80050f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80050f8:	4642      	mov	r2, r8
 80050fa:	464b      	mov	r3, r9
 80050fc:	f04f 0000 	mov.w	r0, #0
 8005100:	f04f 0100 	mov.w	r1, #0
 8005104:	0159      	lsls	r1, r3, #5
 8005106:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800510a:	0150      	lsls	r0, r2, #5
 800510c:	4602      	mov	r2, r0
 800510e:	460b      	mov	r3, r1
 8005110:	4641      	mov	r1, r8
 8005112:	ebb2 0a01 	subs.w	sl, r2, r1
 8005116:	4649      	mov	r1, r9
 8005118:	eb63 0b01 	sbc.w	fp, r3, r1
 800511c:	f04f 0200 	mov.w	r2, #0
 8005120:	f04f 0300 	mov.w	r3, #0
 8005124:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005128:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800512c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005130:	ebb2 040a 	subs.w	r4, r2, sl
 8005134:	eb63 050b 	sbc.w	r5, r3, fp
 8005138:	f04f 0200 	mov.w	r2, #0
 800513c:	f04f 0300 	mov.w	r3, #0
 8005140:	00eb      	lsls	r3, r5, #3
 8005142:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005146:	00e2      	lsls	r2, r4, #3
 8005148:	4614      	mov	r4, r2
 800514a:	461d      	mov	r5, r3
 800514c:	4643      	mov	r3, r8
 800514e:	18e3      	adds	r3, r4, r3
 8005150:	603b      	str	r3, [r7, #0]
 8005152:	464b      	mov	r3, r9
 8005154:	eb45 0303 	adc.w	r3, r5, r3
 8005158:	607b      	str	r3, [r7, #4]
 800515a:	f04f 0200 	mov.w	r2, #0
 800515e:	f04f 0300 	mov.w	r3, #0
 8005162:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005166:	4629      	mov	r1, r5
 8005168:	028b      	lsls	r3, r1, #10
 800516a:	4621      	mov	r1, r4
 800516c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005170:	4621      	mov	r1, r4
 8005172:	028a      	lsls	r2, r1, #10
 8005174:	4610      	mov	r0, r2
 8005176:	4619      	mov	r1, r3
 8005178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800517a:	2200      	movs	r2, #0
 800517c:	61bb      	str	r3, [r7, #24]
 800517e:	61fa      	str	r2, [r7, #28]
 8005180:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005184:	f7fb f89c 	bl	80002c0 <__aeabi_uldivmod>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4613      	mov	r3, r2
 800518e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005190:	4b0b      	ldr	r3, [pc, #44]	@ (80051c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	0c1b      	lsrs	r3, r3, #16
 8005196:	f003 0303 	and.w	r3, r3, #3
 800519a:	3301      	adds	r3, #1
 800519c:	005b      	lsls	r3, r3, #1
 800519e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80051a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80051a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80051a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051aa:	e002      	b.n	80051b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80051ac:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80051ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80051b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80051b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3750      	adds	r7, #80	@ 0x50
 80051b8:	46bd      	mov	sp, r7
 80051ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80051be:	bf00      	nop
 80051c0:	40023800 	.word	0x40023800
 80051c4:	00f42400 	.word	0x00f42400

080051c8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051c8:	b480      	push	{r7}
 80051ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051cc:	4b03      	ldr	r3, [pc, #12]	@ (80051dc <HAL_RCC_GetHCLKFreq+0x14>)
 80051ce:	681b      	ldr	r3, [r3, #0]
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
 80051da:	bf00      	nop
 80051dc:	20000020 	.word	0x20000020

080051e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b088      	sub	sp, #32
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80051e8:	2300      	movs	r3, #0
 80051ea:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80051ec:	2300      	movs	r3, #0
 80051ee:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80051f4:	2300      	movs	r3, #0
 80051f6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b00      	cmp	r3, #0
 8005202:	d012      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005204:	4b65      	ldr	r3, [pc, #404]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	4a64      	ldr	r2, [pc, #400]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800520a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800520e:	6093      	str	r3, [r2, #8]
 8005210:	4b62      	ldr	r3, [pc, #392]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005218:	4960      	ldr	r1, [pc, #384]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800521a:	4313      	orrs	r3, r2
 800521c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005222:	2b00      	cmp	r3, #0
 8005224:	d101      	bne.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 8005226:	2301      	movs	r3, #1
 8005228:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d017      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005236:	4b59      	ldr	r3, [pc, #356]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005238:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800523c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005244:	4955      	ldr	r1, [pc, #340]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005250:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005254:	d101      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 8005256:	2301      	movs	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8005262:	2301      	movs	r3, #1
 8005264:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d017      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005272:	4b4a      	ldr	r3, [pc, #296]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005278:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	4946      	ldr	r1, [pc, #280]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005282:	4313      	orrs	r3, r2
 8005284:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800528c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005290:	d101      	bne.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005292:	2301      	movs	r3, #1
 8005294:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 800529e:	2301      	movs	r3, #1
 80052a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0320 	and.w	r3, r3, #32
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	f000 808b 	beq.w	80053c6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80052b0:	4b3a      	ldr	r3, [pc, #232]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b4:	4a39      	ldr	r2, [pc, #228]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80052bc:	4b37      	ldr	r3, [pc, #220]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052c4:	60fb      	str	r3, [r7, #12]
 80052c6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80052c8:	4b35      	ldr	r3, [pc, #212]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a34      	ldr	r2, [pc, #208]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052d4:	f7fd fce8 	bl	8002ca8 <HAL_GetTick>
 80052d8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80052da:	e008      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052dc:	f7fd fce4 	bl	8002ca8 <HAL_GetTick>
 80052e0:	4602      	mov	r2, r0
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	1ad3      	subs	r3, r2, r3
 80052e6:	2b64      	cmp	r3, #100	@ 0x64
 80052e8:	d901      	bls.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e2bc      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80052ee:	4b2c      	ldr	r3, [pc, #176]	@ (80053a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d0f0      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052fa:	4b28      	ldr	r3, [pc, #160]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005302:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d035      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	429a      	cmp	r2, r3
 8005316:	d02e      	beq.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005318:	4b20      	ldr	r3, [pc, #128]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005320:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005322:	4b1e      	ldr	r3, [pc, #120]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005326:	4a1d      	ldr	r2, [pc, #116]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005328:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800532c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800532e:	4b1b      	ldr	r3, [pc, #108]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	4a1a      	ldr	r2, [pc, #104]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005334:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005338:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800533a:	4a18      	ldr	r2, [pc, #96]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005340:	4b16      	ldr	r3, [pc, #88]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005342:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005344:	f003 0301 	and.w	r3, r3, #1
 8005348:	2b01      	cmp	r3, #1
 800534a:	d114      	bne.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534c:	f7fd fcac 	bl	8002ca8 <HAL_GetTick>
 8005350:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005352:	e00a      	b.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005354:	f7fd fca8 	bl	8002ca8 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005362:	4293      	cmp	r3, r2
 8005364:	d901      	bls.n	800536a <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e27e      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800536a:	4b0c      	ldr	r3, [pc, #48]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800536c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800536e:	f003 0302 	and.w	r3, r3, #2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d0ee      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005382:	d111      	bne.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8005384:	4b05      	ldr	r3, [pc, #20]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005390:	4b04      	ldr	r3, [pc, #16]	@ (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005392:	400b      	ands	r3, r1
 8005394:	4901      	ldr	r1, [pc, #4]	@ (800539c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005396:	4313      	orrs	r3, r2
 8005398:	608b      	str	r3, [r1, #8]
 800539a:	e00b      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 800539c:	40023800 	.word	0x40023800
 80053a0:	40007000 	.word	0x40007000
 80053a4:	0ffffcff 	.word	0x0ffffcff
 80053a8:	4ba4      	ldr	r3, [pc, #656]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	4aa3      	ldr	r2, [pc, #652]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053ae:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80053b2:	6093      	str	r3, [r2, #8]
 80053b4:	4ba1      	ldr	r3, [pc, #644]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c0:	499e      	ldr	r1, [pc, #632]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053c2:	4313      	orrs	r3, r2
 80053c4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d010      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80053d2:	4b9a      	ldr	r3, [pc, #616]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053d8:	4a98      	ldr	r2, [pc, #608]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053de:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80053e2:	4b96      	ldr	r3, [pc, #600]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053e4:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ec:	4993      	ldr	r1, [pc, #588]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d00a      	beq.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005400:	4b8e      	ldr	r3, [pc, #568]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005406:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800540e:	498b      	ldr	r1, [pc, #556]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d00a      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005422:	4b86      	ldr	r3, [pc, #536]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005428:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005430:	4982      	ldr	r1, [pc, #520]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005432:	4313      	orrs	r3, r2
 8005434:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00a      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005444:	4b7d      	ldr	r3, [pc, #500]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800544a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005452:	497a      	ldr	r1, [pc, #488]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005454:	4313      	orrs	r3, r2
 8005456:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00a      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005466:	4b75      	ldr	r3, [pc, #468]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005468:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800546c:	f023 0203 	bic.w	r2, r3, #3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005474:	4971      	ldr	r1, [pc, #452]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005476:	4313      	orrs	r3, r2
 8005478:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005484:	2b00      	cmp	r3, #0
 8005486:	d00a      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005488:	4b6c      	ldr	r3, [pc, #432]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800548a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800548e:	f023 020c 	bic.w	r2, r3, #12
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005496:	4969      	ldr	r1, [pc, #420]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005498:	4313      	orrs	r3, r2
 800549a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00a      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80054aa:	4b64      	ldr	r3, [pc, #400]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b8:	4960      	ldr	r1, [pc, #384]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054ba:	4313      	orrs	r3, r2
 80054bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00a      	beq.n	80054e2 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80054cc:	4b5b      	ldr	r3, [pc, #364]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054da:	4958      	ldr	r1, [pc, #352]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054dc:	4313      	orrs	r3, r2
 80054de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00a      	beq.n	8005504 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80054ee:	4b53      	ldr	r3, [pc, #332]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054fc:	494f      	ldr	r1, [pc, #316]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80054fe:	4313      	orrs	r3, r2
 8005500:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800550c:	2b00      	cmp	r3, #0
 800550e:	d00a      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005510:	4b4a      	ldr	r3, [pc, #296]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005516:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551e:	4947      	ldr	r1, [pc, #284]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005520:	4313      	orrs	r3, r2
 8005522:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00a      	beq.n	8005548 <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005532:	4b42      	ldr	r3, [pc, #264]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005538:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005540:	493e      	ldr	r1, [pc, #248]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005542:	4313      	orrs	r3, r2
 8005544:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d00a      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005554:	4b39      	ldr	r3, [pc, #228]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005556:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800555a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005562:	4936      	ldr	r1, [pc, #216]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005564:	4313      	orrs	r3, r2
 8005566:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005572:	2b00      	cmp	r3, #0
 8005574:	d011      	beq.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005576:	4b31      	ldr	r3, [pc, #196]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800557c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005584:	492d      	ldr	r1, [pc, #180]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005586:	4313      	orrs	r3, r2
 8005588:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005590:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005594:	d101      	bne.n	800559a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8005596:	2301      	movs	r3, #1
 8005598:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00a      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055a6:	4b25      	ldr	r3, [pc, #148]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ac:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055b4:	4921      	ldr	r1, [pc, #132]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d00a      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055c8:	4b1c      	ldr	r3, [pc, #112]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055ce:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055d6:	4919      	ldr	r1, [pc, #100]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055d8:	4313      	orrs	r3, r2
 80055da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00a      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80055ea:	4b14      	ldr	r3, [pc, #80]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055f0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80055f8:	4910      	ldr	r1, [pc, #64]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80055fa:	4313      	orrs	r3, r2
 80055fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	2b01      	cmp	r3, #1
 8005604:	d006      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 809d 	beq.w	800574e <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005614:	4b09      	ldr	r3, [pc, #36]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a08      	ldr	r2, [pc, #32]	@ (800563c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800561a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800561e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005620:	f7fd fb42 	bl	8002ca8 <HAL_GetTick>
 8005624:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005626:	e00b      	b.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005628:	f7fd fb3e 	bl	8002ca8 <HAL_GetTick>
 800562c:	4602      	mov	r2, r0
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	1ad3      	subs	r3, r2, r3
 8005632:	2b64      	cmp	r3, #100	@ 0x64
 8005634:	d904      	bls.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e116      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
 800563a:	bf00      	nop
 800563c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005640:	4b8b      	ldr	r3, [pc, #556]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1ed      	bne.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	d017      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565c:	2b00      	cmp	r3, #0
 800565e:	d113      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005660:	4b83      	ldr	r3, [pc, #524]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005662:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005666:	0e1b      	lsrs	r3, r3, #24
 8005668:	f003 030f 	and.w	r3, r3, #15
 800566c:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	019a      	lsls	r2, r3, #6
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	061b      	lsls	r3, r3, #24
 8005678:	431a      	orrs	r2, r3
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	071b      	lsls	r3, r3, #28
 8005680:	497b      	ldr	r1, [pc, #492]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005682:	4313      	orrs	r3, r2
 8005684:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005690:	2b00      	cmp	r3, #0
 8005692:	d004      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005698:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800569c:	d00a      	beq.n	80056b4 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d024      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056b2:	d11f      	bne.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80056b4:	4b6e      	ldr	r3, [pc, #440]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80056b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056ba:	0f1b      	lsrs	r3, r3, #28
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	019a      	lsls	r2, r3, #6
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	061b      	lsls	r3, r3, #24
 80056ce:	431a      	orrs	r2, r3
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	071b      	lsls	r3, r3, #28
 80056d4:	4966      	ldr	r1, [pc, #408]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80056dc:	4b64      	ldr	r3, [pc, #400]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80056de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056e2:	f023 021f 	bic.w	r2, r3, #31
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	69db      	ldr	r3, [r3, #28]
 80056ea:	3b01      	subs	r3, #1
 80056ec:	4960      	ldr	r1, [pc, #384]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80056ee:	4313      	orrs	r3, r2
 80056f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d00d      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	019a      	lsls	r2, r3, #6
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	061b      	lsls	r3, r3, #24
 800570c:	431a      	orrs	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	071b      	lsls	r3, r3, #28
 8005714:	4956      	ldr	r1, [pc, #344]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005716:	4313      	orrs	r3, r2
 8005718:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800571c:	4b54      	ldr	r3, [pc, #336]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a53      	ldr	r2, [pc, #332]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005722:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005726:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005728:	f7fd fabe 	bl	8002ca8 <HAL_GetTick>
 800572c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005730:	f7fd faba 	bl	8002ca8 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b64      	cmp	r3, #100	@ 0x64
 800573c:	d901      	bls.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e092      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005742:	4b4b      	ldr	r3, [pc, #300]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d0f0      	beq.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800574e:	69bb      	ldr	r3, [r7, #24]
 8005750:	2b01      	cmp	r3, #1
 8005752:	f040 8088 	bne.w	8005866 <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005756:	4b46      	ldr	r3, [pc, #280]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a45      	ldr	r2, [pc, #276]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800575c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005760:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005762:	f7fd faa1 	bl	8002ca8 <HAL_GetTick>
 8005766:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005768:	e008      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800576a:	f7fd fa9d 	bl	8002ca8 <HAL_GetTick>
 800576e:	4602      	mov	r2, r0
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	1ad3      	subs	r3, r2, r3
 8005774:	2b64      	cmp	r3, #100	@ 0x64
 8005776:	d901      	bls.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e075      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800577c:	4b3c      	ldr	r3, [pc, #240]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005784:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005788:	d0ef      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d003      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800579a:	2b00      	cmp	r3, #0
 800579c:	d009      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d024      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d120      	bne.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80057b2:	4b2f      	ldr	r3, [pc, #188]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80057b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057b8:	0c1b      	lsrs	r3, r3, #16
 80057ba:	f003 0303 	and.w	r3, r3, #3
 80057be:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	019a      	lsls	r2, r3, #6
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	041b      	lsls	r3, r3, #16
 80057ca:	431a      	orrs	r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	061b      	lsls	r3, r3, #24
 80057d2:	4927      	ldr	r1, [pc, #156]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80057da:	4b25      	ldr	r3, [pc, #148]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80057dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057e0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	3b01      	subs	r3, #1
 80057ea:	021b      	lsls	r3, r3, #8
 80057ec:	4920      	ldr	r1, [pc, #128]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d018      	beq.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005804:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005808:	d113      	bne.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800580a:	4b19      	ldr	r3, [pc, #100]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800580c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005810:	0e1b      	lsrs	r3, r3, #24
 8005812:	f003 030f 	and.w	r3, r3, #15
 8005816:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	019a      	lsls	r2, r3, #6
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	699b      	ldr	r3, [r3, #24]
 8005822:	041b      	lsls	r3, r3, #16
 8005824:	431a      	orrs	r2, r3
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	061b      	lsls	r3, r3, #24
 800582a:	4911      	ldr	r1, [pc, #68]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800582c:	4313      	orrs	r3, r2
 800582e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005832:	4b0f      	ldr	r3, [pc, #60]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a0e      	ldr	r2, [pc, #56]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800583c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800583e:	f7fd fa33 	bl	8002ca8 <HAL_GetTick>
 8005842:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005844:	e008      	b.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005846:	f7fd fa2f 	bl	8002ca8 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b64      	cmp	r3, #100	@ 0x64
 8005852:	d901      	bls.n	8005858 <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005854:	2303      	movs	r3, #3
 8005856:	e007      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005858:	4b05      	ldr	r3, [pc, #20]	@ (8005870 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005860:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005864:	d1ef      	bne.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8005866:	2300      	movs	r3, #0
}
 8005868:	4618      	mov	r0, r3
 800586a:	3720      	adds	r7, #32
 800586c:	46bd      	mov	sp, r7
 800586e:	bd80      	pop	{r7, pc}
 8005870:	40023800 	.word	0x40023800

08005874 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e09d      	b.n	80059c2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588a:	2b00      	cmp	r3, #0
 800588c:	d108      	bne.n	80058a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005896:	d009      	beq.n	80058ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2200      	movs	r2, #0
 800589c:	61da      	str	r2, [r3, #28]
 800589e:	e005      	b.n	80058ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d106      	bne.n	80058cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f7fc ffc0 	bl	800284c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2202      	movs	r2, #2
 80058d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80058ec:	d902      	bls.n	80058f4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80058ee:	2300      	movs	r3, #0
 80058f0:	60fb      	str	r3, [r7, #12]
 80058f2:	e002      	b.n	80058fa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80058f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005902:	d007      	beq.n	8005914 <HAL_SPI_Init+0xa0>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800590c:	d002      	beq.n	8005914 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005924:	431a      	orrs	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	f003 0302 	and.w	r3, r3, #2
 800592e:	431a      	orrs	r2, r3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	431a      	orrs	r2, r3
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005942:	431a      	orrs	r2, r3
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	69db      	ldr	r3, [r3, #28]
 8005948:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005956:	ea42 0103 	orr.w	r1, r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	0c1b      	lsrs	r3, r3, #16
 8005970:	f003 0204 	and.w	r2, r3, #4
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005978:	f003 0310 	and.w	r3, r3, #16
 800597c:	431a      	orrs	r2, r3
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005982:	f003 0308 	and.w	r3, r3, #8
 8005986:	431a      	orrs	r2, r3
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	68db      	ldr	r3, [r3, #12]
 800598c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005990:	ea42 0103 	orr.w	r1, r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69da      	ldr	r2, [r3, #28]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2201      	movs	r2, #1
 80059bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3710      	adds	r7, #16
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}

080059ca <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ca:	b580      	push	{r7, lr}
 80059cc:	b088      	sub	sp, #32
 80059ce:	af00      	add	r7, sp, #0
 80059d0:	60f8      	str	r0, [r7, #12]
 80059d2:	60b9      	str	r1, [r7, #8]
 80059d4:	603b      	str	r3, [r7, #0]
 80059d6:	4613      	mov	r3, r2
 80059d8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80059da:	f7fd f965 	bl	8002ca8 <HAL_GetTick>
 80059de:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80059e0:	88fb      	ldrh	r3, [r7, #6]
 80059e2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d001      	beq.n	80059f4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80059f0:	2302      	movs	r3, #2
 80059f2:	e15c      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d002      	beq.n	8005a00 <HAL_SPI_Transmit+0x36>
 80059fa:	88fb      	ldrh	r3, [r7, #6]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d101      	bne.n	8005a04 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e154      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d101      	bne.n	8005a12 <HAL_SPI_Transmit+0x48>
 8005a0e:	2302      	movs	r3, #2
 8005a10:	e14d      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2203      	movs	r2, #3
 8005a1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2200      	movs	r2, #0
 8005a26:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	88fa      	ldrh	r2, [r7, #6]
 8005a32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	88fa      	ldrh	r2, [r7, #6]
 8005a38:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a64:	d10f      	bne.n	8005a86 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a90:	2b40      	cmp	r3, #64	@ 0x40
 8005a92:	d007      	beq.n	8005aa4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005aa2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005aac:	d952      	bls.n	8005b54 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d002      	beq.n	8005abc <HAL_SPI_Transmit+0xf2>
 8005ab6:	8b7b      	ldrh	r3, [r7, #26]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d145      	bne.n	8005b48 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ac0:	881a      	ldrh	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005acc:	1c9a      	adds	r2, r3, #2
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	3b01      	subs	r3, #1
 8005ada:	b29a      	uxth	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005ae0:	e032      	b.n	8005b48 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f003 0302 	and.w	r3, r3, #2
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d112      	bne.n	8005b16 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005af4:	881a      	ldrh	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b00:	1c9a      	adds	r2, r3, #2
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b0a:	b29b      	uxth	r3, r3
 8005b0c:	3b01      	subs	r3, #1
 8005b0e:	b29a      	uxth	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b14:	e018      	b.n	8005b48 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005b16:	f7fd f8c7 	bl	8002ca8 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	683a      	ldr	r2, [r7, #0]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d803      	bhi.n	8005b2e <HAL_SPI_Transmit+0x164>
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b2c:	d102      	bne.n	8005b34 <HAL_SPI_Transmit+0x16a>
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d109      	bne.n	8005b48 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e0b2      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1c7      	bne.n	8005ae2 <HAL_SPI_Transmit+0x118>
 8005b52:	e083      	b.n	8005c5c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d002      	beq.n	8005b62 <HAL_SPI_Transmit+0x198>
 8005b5c:	8b7b      	ldrh	r3, [r7, #26]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d177      	bne.n	8005c52 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b66:	b29b      	uxth	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d912      	bls.n	8005b92 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b70:	881a      	ldrh	r2, [r3, #0]
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b7c:	1c9a      	adds	r2, r3, #2
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	3b02      	subs	r3, #2
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005b90:	e05f      	b.n	8005c52 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	330c      	adds	r3, #12
 8005b9c:	7812      	ldrb	r2, [r2, #0]
 8005b9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005bb8:	e04b      	b.n	8005c52 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d12b      	bne.n	8005c20 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bcc:	b29b      	uxth	r3, r3
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d912      	bls.n	8005bf8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd6:	881a      	ldrh	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be2:	1c9a      	adds	r2, r3, #2
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	3b02      	subs	r3, #2
 8005bf0:	b29a      	uxth	r2, r3
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005bf6:	e02c      	b.n	8005c52 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	330c      	adds	r3, #12
 8005c02:	7812      	ldrb	r2, [r2, #0]
 8005c04:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c0a:	1c5a      	adds	r2, r3, #1
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c14:	b29b      	uxth	r3, r3
 8005c16:	3b01      	subs	r3, #1
 8005c18:	b29a      	uxth	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005c1e:	e018      	b.n	8005c52 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005c20:	f7fd f842 	bl	8002ca8 <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d803      	bhi.n	8005c38 <HAL_SPI_Transmit+0x26e>
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005c36:	d102      	bne.n	8005c3e <HAL_SPI_Transmit+0x274>
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d109      	bne.n	8005c52 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005c4e:	2303      	movs	r3, #3
 8005c50:	e02d      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1ae      	bne.n	8005bba <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005c5c:	69fa      	ldr	r2, [r7, #28]
 8005c5e:	6839      	ldr	r1, [r7, #0]
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 fd19 	bl	8006698 <SPI_EndRxTxTransaction>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2220      	movs	r2, #32
 8005c70:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10a      	bne.n	8005c90 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	617b      	str	r3, [r7, #20]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	617b      	str	r3, [r7, #20]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	617b      	str	r3, [r7, #20]
 8005c8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2201      	movs	r2, #1
 8005c94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d001      	beq.n	8005cac <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8005cac:	2300      	movs	r3, #0
  }
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}

08005cb6 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cb6:	b580      	push	{r7, lr}
 8005cb8:	b088      	sub	sp, #32
 8005cba:	af02      	add	r7, sp, #8
 8005cbc:	60f8      	str	r0, [r7, #12]
 8005cbe:	60b9      	str	r1, [r7, #8]
 8005cc0:	603b      	str	r3, [r7, #0]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d001      	beq.n	8005cd6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8005cd2:	2302      	movs	r3, #2
 8005cd4:	e123      	b.n	8005f1e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_SPI_Receive+0x2c>
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e11b      	b.n	8005f1e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cee:	d112      	bne.n	8005d16 <HAL_SPI_Receive+0x60>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d10e      	bne.n	8005d16 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2204      	movs	r2, #4
 8005cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005d00:	88fa      	ldrh	r2, [r7, #6]
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	9300      	str	r3, [sp, #0]
 8005d06:	4613      	mov	r3, r2
 8005d08:	68ba      	ldr	r2, [r7, #8]
 8005d0a:	68b9      	ldr	r1, [r7, #8]
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 f90a 	bl	8005f26 <HAL_SPI_TransmitReceive>
 8005d12:	4603      	mov	r3, r0
 8005d14:	e103      	b.n	8005f1e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005d16:	f7fc ffc7 	bl	8002ca8 <HAL_GetTick>
 8005d1a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d101      	bne.n	8005d2a <HAL_SPI_Receive+0x74>
 8005d26:	2302      	movs	r3, #2
 8005d28:	e0f9      	b.n	8005f1e <HAL_SPI_Receive+0x268>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2204      	movs	r2, #4
 8005d36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	68ba      	ldr	r2, [r7, #8]
 8005d44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	88fa      	ldrh	r2, [r7, #6]
 8005d4a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	88fa      	ldrh	r2, [r7, #6]
 8005d52:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	2200      	movs	r2, #0
 8005d5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2200      	movs	r2, #0
 8005d66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2200      	movs	r2, #0
 8005d72:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005d7c:	d908      	bls.n	8005d90 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	685a      	ldr	r2, [r3, #4]
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005d8c:	605a      	str	r2, [r3, #4]
 8005d8e:	e007      	b.n	8005da0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005d9e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005da8:	d10f      	bne.n	8005dca <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005db8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005dc8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd4:	2b40      	cmp	r3, #64	@ 0x40
 8005dd6:	d007      	beq.n	8005de8 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005de6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	68db      	ldr	r3, [r3, #12]
 8005dec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005df0:	d875      	bhi.n	8005ede <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005df2:	e037      	b.n	8005e64 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d117      	bne.n	8005e32 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f103 020c 	add.w	r2, r3, #12
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	7812      	ldrb	r2, [r2, #0]
 8005e10:	b2d2      	uxtb	r2, r2
 8005e12:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e18:	1c5a      	adds	r2, r3, #1
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005e30:	e018      	b.n	8005e64 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e32:	f7fc ff39 	bl	8002ca8 <HAL_GetTick>
 8005e36:	4602      	mov	r2, r0
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	1ad3      	subs	r3, r2, r3
 8005e3c:	683a      	ldr	r2, [r7, #0]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d803      	bhi.n	8005e4a <HAL_SPI_Receive+0x194>
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e48:	d102      	bne.n	8005e50 <HAL_SPI_Receive+0x19a>
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d109      	bne.n	8005e64 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e05c      	b.n	8005f1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e6a:	b29b      	uxth	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1c1      	bne.n	8005df4 <HAL_SPI_Receive+0x13e>
 8005e70:	e03b      	b.n	8005eea <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d115      	bne.n	8005eac <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8a:	b292      	uxth	r2, r2
 8005e8c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e92:	1c9a      	adds	r2, r3, #2
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005eaa:	e018      	b.n	8005ede <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eac:	f7fc fefc 	bl	8002ca8 <HAL_GetTick>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	1ad3      	subs	r3, r2, r3
 8005eb6:	683a      	ldr	r2, [r7, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d803      	bhi.n	8005ec4 <HAL_SPI_Receive+0x20e>
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ec2:	d102      	bne.n	8005eca <HAL_SPI_Receive+0x214>
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d109      	bne.n	8005ede <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e01f      	b.n	8005f1e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1c3      	bne.n	8005e72 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eea:	697a      	ldr	r2, [r7, #20]
 8005eec:	6839      	ldr	r1, [r7, #0]
 8005eee:	68f8      	ldr	r0, [r7, #12]
 8005ef0:	f000 fb56 	bl	80065a0 <SPI_EndRxTransaction>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2220      	movs	r2, #32
 8005efe:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d001      	beq.n	8005f1c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e000      	b.n	8005f1e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
  }
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b08a      	sub	sp, #40	@ 0x28
 8005f2a:	af00      	add	r7, sp, #0
 8005f2c:	60f8      	str	r0, [r7, #12]
 8005f2e:	60b9      	str	r1, [r7, #8]
 8005f30:	607a      	str	r2, [r7, #4]
 8005f32:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f34:	2301      	movs	r3, #1
 8005f36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f38:	f7fc feb6 	bl	8002ca8 <HAL_GetTick>
 8005f3c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f44:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	685b      	ldr	r3, [r3, #4]
 8005f4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005f4c:	887b      	ldrh	r3, [r7, #2]
 8005f4e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8005f50:	887b      	ldrh	r3, [r7, #2]
 8005f52:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005f54:	7ffb      	ldrb	r3, [r7, #31]
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d00c      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x4e>
 8005f5a:	69bb      	ldr	r3, [r7, #24]
 8005f5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f60:	d106      	bne.n	8005f70 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d102      	bne.n	8005f70 <HAL_SPI_TransmitReceive+0x4a>
 8005f6a:	7ffb      	ldrb	r3, [r7, #31]
 8005f6c:	2b04      	cmp	r3, #4
 8005f6e:	d001      	beq.n	8005f74 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005f70:	2302      	movs	r3, #2
 8005f72:	e1f3      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d005      	beq.n	8005f86 <HAL_SPI_TransmitReceive+0x60>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d002      	beq.n	8005f86 <HAL_SPI_TransmitReceive+0x60>
 8005f80:	887b      	ldrh	r3, [r7, #2]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d101      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	e1e8      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d101      	bne.n	8005f98 <HAL_SPI_TransmitReceive+0x72>
 8005f94:	2302      	movs	r3, #2
 8005f96:	e1e1      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b04      	cmp	r3, #4
 8005faa:	d003      	beq.n	8005fb4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2205      	movs	r2, #5
 8005fb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	887a      	ldrh	r2, [r7, #2]
 8005fc4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	887a      	ldrh	r2, [r7, #2]
 8005fcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	887a      	ldrh	r2, [r7, #2]
 8005fda:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	887a      	ldrh	r2, [r7, #2]
 8005fe0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2200      	movs	r2, #0
 8005fec:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005ff6:	d802      	bhi.n	8005ffe <HAL_SPI_TransmitReceive+0xd8>
 8005ff8:	8abb      	ldrh	r3, [r7, #20]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d908      	bls.n	8006010 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	685a      	ldr	r2, [r3, #4]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800600c:	605a      	str	r2, [r3, #4]
 800600e:	e007      	b.n	8006020 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	685a      	ldr	r2, [r3, #4]
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800601e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800602a:	2b40      	cmp	r3, #64	@ 0x40
 800602c:	d007      	beq.n	800603e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800603c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	68db      	ldr	r3, [r3, #12]
 8006042:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006046:	f240 8083 	bls.w	8006150 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d002      	beq.n	8006058 <HAL_SPI_TransmitReceive+0x132>
 8006052:	8afb      	ldrh	r3, [r7, #22]
 8006054:	2b01      	cmp	r3, #1
 8006056:	d16f      	bne.n	8006138 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800605c:	881a      	ldrh	r2, [r3, #0]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006068:	1c9a      	adds	r2, r3, #2
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006072:	b29b      	uxth	r3, r3
 8006074:	3b01      	subs	r3, #1
 8006076:	b29a      	uxth	r2, r3
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800607c:	e05c      	b.n	8006138 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f003 0302 	and.w	r3, r3, #2
 8006088:	2b02      	cmp	r3, #2
 800608a:	d11b      	bne.n	80060c4 <HAL_SPI_TransmitReceive+0x19e>
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006090:	b29b      	uxth	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d016      	beq.n	80060c4 <HAL_SPI_TransmitReceive+0x19e>
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	2b01      	cmp	r3, #1
 800609a:	d113      	bne.n	80060c4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060a0:	881a      	ldrh	r2, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ac:	1c9a      	adds	r2, r3, #2
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	3b01      	subs	r3, #1
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	f003 0301 	and.w	r3, r3, #1
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d11c      	bne.n	800610c <HAL_SPI_TransmitReceive+0x1e6>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d016      	beq.n	800610c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	68da      	ldr	r2, [r3, #12]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e8:	b292      	uxth	r2, r2
 80060ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f0:	1c9a      	adds	r2, r3, #2
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006108:	2301      	movs	r3, #1
 800610a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800610c:	f7fc fdcc 	bl	8002ca8 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	6a3b      	ldr	r3, [r7, #32]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006118:	429a      	cmp	r2, r3
 800611a:	d80d      	bhi.n	8006138 <HAL_SPI_TransmitReceive+0x212>
 800611c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800611e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006122:	d009      	beq.n	8006138 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e111      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800613c:	b29b      	uxth	r3, r3
 800613e:	2b00      	cmp	r3, #0
 8006140:	d19d      	bne.n	800607e <HAL_SPI_TransmitReceive+0x158>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006148:	b29b      	uxth	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	d197      	bne.n	800607e <HAL_SPI_TransmitReceive+0x158>
 800614e:	e0e5      	b.n	800631c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d003      	beq.n	8006160 <HAL_SPI_TransmitReceive+0x23a>
 8006158:	8afb      	ldrh	r3, [r7, #22]
 800615a:	2b01      	cmp	r3, #1
 800615c:	f040 80d1 	bne.w	8006302 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006164:	b29b      	uxth	r3, r3
 8006166:	2b01      	cmp	r3, #1
 8006168:	d912      	bls.n	8006190 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616e:	881a      	ldrh	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617a:	1c9a      	adds	r2, r3, #2
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006184:	b29b      	uxth	r3, r3
 8006186:	3b02      	subs	r3, #2
 8006188:	b29a      	uxth	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800618e:	e0b8      	b.n	8006302 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	330c      	adds	r3, #12
 800619a:	7812      	ldrb	r2, [r2, #0]
 800619c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a2:	1c5a      	adds	r2, r3, #1
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	3b01      	subs	r3, #1
 80061b0:	b29a      	uxth	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061b6:	e0a4      	b.n	8006302 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f003 0302 	and.w	r3, r3, #2
 80061c2:	2b02      	cmp	r3, #2
 80061c4:	d134      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x30a>
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ca:	b29b      	uxth	r3, r3
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d02f      	beq.n	8006230 <HAL_SPI_TransmitReceive+0x30a>
 80061d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d12c      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061da:	b29b      	uxth	r3, r3
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d912      	bls.n	8006206 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e4:	881a      	ldrh	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f0:	1c9a      	adds	r2, r3, #2
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3b02      	subs	r3, #2
 80061fe:	b29a      	uxth	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006204:	e012      	b.n	800622c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	330c      	adds	r3, #12
 8006210:	7812      	ldrb	r2, [r2, #0]
 8006212:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006222:	b29b      	uxth	r3, r3
 8006224:	3b01      	subs	r3, #1
 8006226:	b29a      	uxth	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689b      	ldr	r3, [r3, #8]
 8006236:	f003 0301 	and.w	r3, r3, #1
 800623a:	2b01      	cmp	r3, #1
 800623c:	d148      	bne.n	80062d0 <HAL_SPI_TransmitReceive+0x3aa>
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006244:	b29b      	uxth	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d042      	beq.n	80062d0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006250:	b29b      	uxth	r3, r3
 8006252:	2b01      	cmp	r3, #1
 8006254:	d923      	bls.n	800629e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006260:	b292      	uxth	r2, r2
 8006262:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006268:	1c9a      	adds	r2, r3, #2
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006274:	b29b      	uxth	r3, r3
 8006276:	3b02      	subs	r3, #2
 8006278:	b29a      	uxth	r2, r3
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006286:	b29b      	uxth	r3, r3
 8006288:	2b01      	cmp	r3, #1
 800628a:	d81f      	bhi.n	80062cc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	685a      	ldr	r2, [r3, #4]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800629a:	605a      	str	r2, [r3, #4]
 800629c:	e016      	b.n	80062cc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f103 020c 	add.w	r2, r3, #12
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062aa:	7812      	ldrb	r2, [r2, #0]
 80062ac:	b2d2      	uxtb	r2, r2
 80062ae:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b4:	1c5a      	adds	r2, r3, #1
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	3b01      	subs	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062cc:	2301      	movs	r3, #1
 80062ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062d0:	f7fc fcea 	bl	8002ca8 <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	6a3b      	ldr	r3, [r7, #32]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062dc:	429a      	cmp	r2, r3
 80062de:	d803      	bhi.n	80062e8 <HAL_SPI_TransmitReceive+0x3c2>
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062e6:	d102      	bne.n	80062ee <HAL_SPI_TransmitReceive+0x3c8>
 80062e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e02c      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006306:	b29b      	uxth	r3, r3
 8006308:	2b00      	cmp	r3, #0
 800630a:	f47f af55 	bne.w	80061b8 <HAL_SPI_TransmitReceive+0x292>
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006314:	b29b      	uxth	r3, r3
 8006316:	2b00      	cmp	r3, #0
 8006318:	f47f af4e 	bne.w	80061b8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800631c:	6a3a      	ldr	r2, [r7, #32]
 800631e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006320:	68f8      	ldr	r0, [r7, #12]
 8006322:	f000 f9b9 	bl	8006698 <SPI_EndRxTxTransaction>
 8006326:	4603      	mov	r3, r0
 8006328:	2b00      	cmp	r3, #0
 800632a:	d008      	beq.n	800633e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2220      	movs	r2, #32
 8006330:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800633a:	2301      	movs	r3, #1
 800633c:	e00e      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e000      	b.n	800635c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800635a:	2300      	movs	r3, #0
  }
}
 800635c:	4618      	mov	r0, r3
 800635e:	3728      	adds	r7, #40	@ 0x28
 8006360:	46bd      	mov	sp, r7
 8006362:	bd80      	pop	{r7, pc}

08006364 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b088      	sub	sp, #32
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	603b      	str	r3, [r7, #0]
 8006370:	4613      	mov	r3, r2
 8006372:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006374:	f7fc fc98 	bl	8002ca8 <HAL_GetTick>
 8006378:	4602      	mov	r2, r0
 800637a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800637c:	1a9b      	subs	r3, r3, r2
 800637e:	683a      	ldr	r2, [r7, #0]
 8006380:	4413      	add	r3, r2
 8006382:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006384:	f7fc fc90 	bl	8002ca8 <HAL_GetTick>
 8006388:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800638a:	4b39      	ldr	r3, [pc, #228]	@ (8006470 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	015b      	lsls	r3, r3, #5
 8006390:	0d1b      	lsrs	r3, r3, #20
 8006392:	69fa      	ldr	r2, [r7, #28]
 8006394:	fb02 f303 	mul.w	r3, r2, r3
 8006398:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800639a:	e055      	b.n	8006448 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80063a2:	d051      	beq.n	8006448 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063a4:	f7fc fc80 	bl	8002ca8 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	69fa      	ldr	r2, [r7, #28]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d902      	bls.n	80063ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d13d      	bne.n	8006436 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80063c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063d2:	d111      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063dc:	d004      	beq.n	80063e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80063e6:	d107      	bne.n	80063f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80063f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006400:	d10f      	bne.n	8006422 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006410:	601a      	str	r2, [r3, #0]
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006420:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e018      	b.n	8006468 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d102      	bne.n	8006442 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800643c:	2300      	movs	r3, #0
 800643e:	61fb      	str	r3, [r7, #28]
 8006440:	e002      	b.n	8006448 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	3b01      	subs	r3, #1
 8006446:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689a      	ldr	r2, [r3, #8]
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	4013      	ands	r3, r2
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	429a      	cmp	r2, r3
 8006456:	bf0c      	ite	eq
 8006458:	2301      	moveq	r3, #1
 800645a:	2300      	movne	r3, #0
 800645c:	b2db      	uxtb	r3, r3
 800645e:	461a      	mov	r2, r3
 8006460:	79fb      	ldrb	r3, [r7, #7]
 8006462:	429a      	cmp	r2, r3
 8006464:	d19a      	bne.n	800639c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006466:	2300      	movs	r3, #0
}
 8006468:	4618      	mov	r0, r3
 800646a:	3720      	adds	r7, #32
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}
 8006470:	20000020 	.word	0x20000020

08006474 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b08a      	sub	sp, #40	@ 0x28
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	60b9      	str	r1, [r7, #8]
 800647e:	607a      	str	r2, [r7, #4]
 8006480:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006486:	f7fc fc0f 	bl	8002ca8 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800648e:	1a9b      	subs	r3, r3, r2
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	4413      	add	r3, r2
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006496:	f7fc fc07 	bl	8002ca8 <HAL_GetTick>
 800649a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	330c      	adds	r3, #12
 80064a2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80064a4:	4b3d      	ldr	r3, [pc, #244]	@ (800659c <SPI_WaitFifoStateUntilTimeout+0x128>)
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	4613      	mov	r3, r2
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	4413      	add	r3, r2
 80064ae:	00da      	lsls	r2, r3, #3
 80064b0:	1ad3      	subs	r3, r2, r3
 80064b2:	0d1b      	lsrs	r3, r3, #20
 80064b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064b6:	fb02 f303 	mul.w	r3, r2, r3
 80064ba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80064bc:	e061      	b.n	8006582 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064c4:	d107      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d104      	bne.n	80064d6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	781b      	ldrb	r3, [r3, #0]
 80064d0:	b2db      	uxtb	r3, r3
 80064d2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064dc:	d051      	beq.n	8006582 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064de:	f7fc fbe3 	bl	8002ca8 <HAL_GetTick>
 80064e2:	4602      	mov	r2, r0
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	1ad3      	subs	r3, r2, r3
 80064e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d902      	bls.n	80064f4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80064ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d13d      	bne.n	8006570 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	685a      	ldr	r2, [r3, #4]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006502:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800650c:	d111      	bne.n	8006532 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	689b      	ldr	r3, [r3, #8]
 8006512:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006516:	d004      	beq.n	8006522 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	689b      	ldr	r3, [r3, #8]
 800651c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006520:	d107      	bne.n	8006532 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	681a      	ldr	r2, [r3, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006530:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006536:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800653a:	d10f      	bne.n	800655c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800655a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2200      	movs	r2, #0
 8006568:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800656c:	2303      	movs	r3, #3
 800656e:	e011      	b.n	8006594 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d102      	bne.n	800657c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8006576:	2300      	movs	r3, #0
 8006578:	627b      	str	r3, [r7, #36]	@ 0x24
 800657a:	e002      	b.n	8006582 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	3b01      	subs	r3, #1
 8006580:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	689a      	ldr	r2, [r3, #8]
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	4013      	ands	r3, r2
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	429a      	cmp	r2, r3
 8006590:	d195      	bne.n	80064be <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3728      	adds	r7, #40	@ 0x28
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}
 800659c:	20000020 	.word	0x20000020

080065a0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b088      	sub	sp, #32
 80065a4:	af02      	add	r7, sp, #8
 80065a6:	60f8      	str	r0, [r7, #12]
 80065a8:	60b9      	str	r1, [r7, #8]
 80065aa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065b4:	d111      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065be:	d004      	beq.n	80065ca <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	689b      	ldr	r3, [r3, #8]
 80065c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065c8:	d107      	bne.n	80065da <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80065d8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065e2:	d112      	bne.n	800660a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	9300      	str	r3, [sp, #0]
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2200      	movs	r2, #0
 80065ec:	2180      	movs	r1, #128	@ 0x80
 80065ee:	68f8      	ldr	r0, [r7, #12]
 80065f0:	f7ff feb8 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 80065f4:	4603      	mov	r3, r0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d021      	beq.n	800663e <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065fe:	f043 0220 	orr.w	r2, r3, #32
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e03d      	b.n	8006686 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800660a:	4b21      	ldr	r3, [pc, #132]	@ (8006690 <SPI_EndRxTransaction+0xf0>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a21      	ldr	r2, [pc, #132]	@ (8006694 <SPI_EndRxTransaction+0xf4>)
 8006610:	fba2 2303 	umull	r2, r3, r2, r3
 8006614:	0d5b      	lsrs	r3, r3, #21
 8006616:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800661a:	fb02 f303 	mul.w	r3, r2, r3
 800661e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	3b01      	subs	r3, #1
 800662a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006636:	2b80      	cmp	r3, #128	@ 0x80
 8006638:	d0f2      	beq.n	8006620 <SPI_EndRxTransaction+0x80>
 800663a:	e000      	b.n	800663e <SPI_EndRxTransaction+0x9e>
        break;
 800663c:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006646:	d11d      	bne.n	8006684 <SPI_EndRxTransaction+0xe4>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006650:	d004      	beq.n	800665c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800665a:	d113      	bne.n	8006684 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2200      	movs	r2, #0
 8006664:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006668:	68f8      	ldr	r0, [r7, #12]
 800666a:	f7ff ff03 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d007      	beq.n	8006684 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006678:	f043 0220 	orr.w	r2, r3, #32
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e000      	b.n	8006686 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3718      	adds	r7, #24
 800668a:	46bd      	mov	sp, r7
 800668c:	bd80      	pop	{r7, pc}
 800668e:	bf00      	nop
 8006690:	20000020 	.word	0x20000020
 8006694:	165e9f81 	.word	0x165e9f81

08006698 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b088      	sub	sp, #32
 800669c:	af02      	add	r7, sp, #8
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80066b0:	68f8      	ldr	r0, [r7, #12]
 80066b2:	f7ff fedf 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d007      	beq.n	80066cc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066c0:	f043 0220 	orr.w	r2, r3, #32
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80066c8:	2303      	movs	r3, #3
 80066ca:	e046      	b.n	800675a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80066cc:	4b25      	ldr	r3, [pc, #148]	@ (8006764 <SPI_EndRxTxTransaction+0xcc>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a25      	ldr	r2, [pc, #148]	@ (8006768 <SPI_EndRxTxTransaction+0xd0>)
 80066d2:	fba2 2303 	umull	r2, r3, r2, r3
 80066d6:	0d5b      	lsrs	r3, r3, #21
 80066d8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80066dc:	fb02 f303 	mul.w	r3, r2, r3
 80066e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066ea:	d112      	bne.n	8006712 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	9300      	str	r3, [sp, #0]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	2200      	movs	r2, #0
 80066f4:	2180      	movs	r1, #128	@ 0x80
 80066f6:	68f8      	ldr	r0, [r7, #12]
 80066f8:	f7ff fe34 	bl	8006364 <SPI_WaitFlagStateUntilTimeout>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d016      	beq.n	8006730 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006706:	f043 0220 	orr.w	r2, r3, #32
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e023      	b.n	800675a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00a      	beq.n	800672e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	3b01      	subs	r3, #1
 800671c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006728:	2b80      	cmp	r3, #128	@ 0x80
 800672a:	d0f2      	beq.n	8006712 <SPI_EndRxTxTransaction+0x7a>
 800672c:	e000      	b.n	8006730 <SPI_EndRxTxTransaction+0x98>
        break;
 800672e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	9300      	str	r3, [sp, #0]
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	2200      	movs	r2, #0
 8006738:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f7ff fe99 	bl	8006474 <SPI_WaitFifoStateUntilTimeout>
 8006742:	4603      	mov	r3, r0
 8006744:	2b00      	cmp	r3, #0
 8006746:	d007      	beq.n	8006758 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800674c:	f043 0220 	orr.w	r2, r3, #32
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e000      	b.n	800675a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006758:	2300      	movs	r3, #0
}
 800675a:	4618      	mov	r0, r3
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000020 	.word	0x20000020
 8006768:	165e9f81 	.word	0x165e9f81

0800676c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800676c:	b084      	sub	sp, #16
 800676e:	b580      	push	{r7, lr}
 8006770:	b084      	sub	sp, #16
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	f107 001c 	add.w	r0, r7, #28
 800677a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800677e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006782:	2b01      	cmp	r3, #1
 8006784:	d127      	bne.n	80067d6 <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	68da      	ldr	r2, [r3, #12]
 8006796:	4b3a      	ldr	r3, [pc, #232]	@ (8006880 <USB_CoreInit+0x114>)
 8006798:	4013      	ands	r3, r2
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	f043 0210 	orr.w	r2, r3, #16
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80067b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80067ba:	2b01      	cmp	r3, #1
 80067bc:	d105      	bne.n	80067ca <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	68db      	ldr	r3, [r3, #12]
 80067c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f001 fb20 	bl	8007e10 <USB_CoreReset>
 80067d0:	4603      	mov	r3, r0
 80067d2:	73fb      	strb	r3, [r7, #15]
 80067d4:	e03c      	b.n	8006850 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80067d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80067da:	2b03      	cmp	r3, #3
 80067dc:	d127      	bne.n	800682e <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68da      	ldr	r2, [r3, #12]
 80067ee:	4b24      	ldr	r3, [pc, #144]	@ (8006880 <USB_CoreInit+0x114>)
 80067f0:	4013      	ands	r3, r2
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	68db      	ldr	r3, [r3, #12]
 80067fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	68db      	ldr	r3, [r3, #12]
 8006806:	f023 0210 	bic.w	r2, r3, #16
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800680e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006812:	2b01      	cmp	r3, #1
 8006814:	d105      	bne.n	8006822 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f001 faf4 	bl	8007e10 <USB_CoreReset>
 8006828:	4603      	mov	r3, r0
 800682a:	73fb      	strb	r3, [r7, #15]
 800682c:	e010      	b.n	8006850 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800683a:	6878      	ldr	r0, [r7, #4]
 800683c:	f001 fae8 	bl	8007e10 <USB_CoreReset>
 8006840:	4603      	mov	r3, r0
 8006842:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006848:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006850:	7fbb      	ldrb	r3, [r7, #30]
 8006852:	2b01      	cmp	r3, #1
 8006854:	d10b      	bne.n	800686e <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f043 0206 	orr.w	r2, r3, #6
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f043 0220 	orr.w	r2, r3, #32
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800686e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800687a:	b004      	add	sp, #16
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	ffbdffbf 	.word	0xffbdffbf

08006884 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006884:	b480      	push	{r7}
 8006886:	b087      	sub	sp, #28
 8006888:	af00      	add	r7, sp, #0
 800688a:	60f8      	str	r0, [r7, #12]
 800688c:	60b9      	str	r1, [r7, #8]
 800688e:	4613      	mov	r3, r2
 8006890:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	2b02      	cmp	r3, #2
 8006896:	d165      	bne.n	8006964 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	4a41      	ldr	r2, [pc, #260]	@ (80069a0 <USB_SetTurnaroundTime+0x11c>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d906      	bls.n	80068ae <USB_SetTurnaroundTime+0x2a>
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	4a40      	ldr	r2, [pc, #256]	@ (80069a4 <USB_SetTurnaroundTime+0x120>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d202      	bcs.n	80068ae <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80068a8:	230f      	movs	r3, #15
 80068aa:	617b      	str	r3, [r7, #20]
 80068ac:	e062      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	4a3c      	ldr	r2, [pc, #240]	@ (80069a4 <USB_SetTurnaroundTime+0x120>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d306      	bcc.n	80068c4 <USB_SetTurnaroundTime+0x40>
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	4a3b      	ldr	r2, [pc, #236]	@ (80069a8 <USB_SetTurnaroundTime+0x124>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d202      	bcs.n	80068c4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80068be:	230e      	movs	r3, #14
 80068c0:	617b      	str	r3, [r7, #20]
 80068c2:	e057      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	4a38      	ldr	r2, [pc, #224]	@ (80069a8 <USB_SetTurnaroundTime+0x124>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d306      	bcc.n	80068da <USB_SetTurnaroundTime+0x56>
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	4a37      	ldr	r2, [pc, #220]	@ (80069ac <USB_SetTurnaroundTime+0x128>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d202      	bcs.n	80068da <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80068d4:	230d      	movs	r3, #13
 80068d6:	617b      	str	r3, [r7, #20]
 80068d8:	e04c      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	4a33      	ldr	r2, [pc, #204]	@ (80069ac <USB_SetTurnaroundTime+0x128>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d306      	bcc.n	80068f0 <USB_SetTurnaroundTime+0x6c>
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	4a32      	ldr	r2, [pc, #200]	@ (80069b0 <USB_SetTurnaroundTime+0x12c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d802      	bhi.n	80068f0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80068ea:	230c      	movs	r3, #12
 80068ec:	617b      	str	r3, [r7, #20]
 80068ee:	e041      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	4a2f      	ldr	r2, [pc, #188]	@ (80069b0 <USB_SetTurnaroundTime+0x12c>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d906      	bls.n	8006906 <USB_SetTurnaroundTime+0x82>
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	4a2e      	ldr	r2, [pc, #184]	@ (80069b4 <USB_SetTurnaroundTime+0x130>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d802      	bhi.n	8006906 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006900:	230b      	movs	r3, #11
 8006902:	617b      	str	r3, [r7, #20]
 8006904:	e036      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	4a2a      	ldr	r2, [pc, #168]	@ (80069b4 <USB_SetTurnaroundTime+0x130>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d906      	bls.n	800691c <USB_SetTurnaroundTime+0x98>
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	4a29      	ldr	r2, [pc, #164]	@ (80069b8 <USB_SetTurnaroundTime+0x134>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d802      	bhi.n	800691c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006916:	230a      	movs	r3, #10
 8006918:	617b      	str	r3, [r7, #20]
 800691a:	e02b      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	4a26      	ldr	r2, [pc, #152]	@ (80069b8 <USB_SetTurnaroundTime+0x134>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d906      	bls.n	8006932 <USB_SetTurnaroundTime+0xae>
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	4a25      	ldr	r2, [pc, #148]	@ (80069bc <USB_SetTurnaroundTime+0x138>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d202      	bcs.n	8006932 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800692c:	2309      	movs	r3, #9
 800692e:	617b      	str	r3, [r7, #20]
 8006930:	e020      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	4a21      	ldr	r2, [pc, #132]	@ (80069bc <USB_SetTurnaroundTime+0x138>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d306      	bcc.n	8006948 <USB_SetTurnaroundTime+0xc4>
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	4a20      	ldr	r2, [pc, #128]	@ (80069c0 <USB_SetTurnaroundTime+0x13c>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d802      	bhi.n	8006948 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006942:	2308      	movs	r3, #8
 8006944:	617b      	str	r3, [r7, #20]
 8006946:	e015      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	4a1d      	ldr	r2, [pc, #116]	@ (80069c0 <USB_SetTurnaroundTime+0x13c>)
 800694c:	4293      	cmp	r3, r2
 800694e:	d906      	bls.n	800695e <USB_SetTurnaroundTime+0xda>
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	4a1c      	ldr	r2, [pc, #112]	@ (80069c4 <USB_SetTurnaroundTime+0x140>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d202      	bcs.n	800695e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006958:	2307      	movs	r3, #7
 800695a:	617b      	str	r3, [r7, #20]
 800695c:	e00a      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800695e:	2306      	movs	r3, #6
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	e007      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006964:	79fb      	ldrb	r3, [r7, #7]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d102      	bne.n	8006970 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800696a:	2309      	movs	r3, #9
 800696c:	617b      	str	r3, [r7, #20]
 800696e:	e001      	b.n	8006974 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006970:	2309      	movs	r3, #9
 8006972:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	68db      	ldr	r3, [r3, #12]
 8006978:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	697b      	ldr	r3, [r7, #20]
 8006986:	029b      	lsls	r3, r3, #10
 8006988:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800698c:	431a      	orrs	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006992:	2300      	movs	r3, #0
}
 8006994:	4618      	mov	r0, r3
 8006996:	371c      	adds	r7, #28
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	00d8acbf 	.word	0x00d8acbf
 80069a4:	00e4e1c0 	.word	0x00e4e1c0
 80069a8:	00f42400 	.word	0x00f42400
 80069ac:	01067380 	.word	0x01067380
 80069b0:	011a499f 	.word	0x011a499f
 80069b4:	01312cff 	.word	0x01312cff
 80069b8:	014ca43f 	.word	0x014ca43f
 80069bc:	016e3600 	.word	0x016e3600
 80069c0:	01a6ab1f 	.word	0x01a6ab1f
 80069c4:	01e84800 	.word	0x01e84800

080069c8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	f043 0201 	orr.w	r2, r3, #1
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	370c      	adds	r7, #12
 80069e2:	46bd      	mov	sp, r7
 80069e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e8:	4770      	bx	lr

080069ea <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80069ea:	b480      	push	{r7}
 80069ec:	b083      	sub	sp, #12
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f023 0201 	bic.w	r2, r3, #1
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80069fe:	2300      	movs	r3, #0
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	370c      	adds	r7, #12
 8006a04:	46bd      	mov	sp, r7
 8006a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0a:	4770      	bx	lr

08006a0c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
 8006a14:	460b      	mov	r3, r1
 8006a16:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a28:	78fb      	ldrb	r3, [r7, #3]
 8006a2a:	2b01      	cmp	r3, #1
 8006a2c:	d115      	bne.n	8006a5a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a3a:	200a      	movs	r0, #10
 8006a3c:	f7fc f940 	bl	8002cc0 <HAL_Delay>
      ms += 10U;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	330a      	adds	r3, #10
 8006a44:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f001 f951 	bl	8007cee <USB_GetMode>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d01e      	beq.n	8006a90 <USB_SetCurrentMode+0x84>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a56:	d9f0      	bls.n	8006a3a <USB_SetCurrentMode+0x2e>
 8006a58:	e01a      	b.n	8006a90 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d115      	bne.n	8006a8c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006a6c:	200a      	movs	r0, #10
 8006a6e:	f7fc f927 	bl	8002cc0 <HAL_Delay>
      ms += 10U;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	330a      	adds	r3, #10
 8006a76:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f001 f938 	bl	8007cee <USB_GetMode>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d005      	beq.n	8006a90 <USB_SetCurrentMode+0x84>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2bc7      	cmp	r3, #199	@ 0xc7
 8006a88:	d9f0      	bls.n	8006a6c <USB_SetCurrentMode+0x60>
 8006a8a:	e001      	b.n	8006a90 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e005      	b.n	8006a9c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2bc8      	cmp	r3, #200	@ 0xc8
 8006a94:	d101      	bne.n	8006a9a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e000      	b.n	8006a9c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006aa4:	b084      	sub	sp, #16
 8006aa6:	b580      	push	{r7, lr}
 8006aa8:	b086      	sub	sp, #24
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
 8006aae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006ab2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006abe:	2300      	movs	r3, #0
 8006ac0:	613b      	str	r3, [r7, #16]
 8006ac2:	e009      	b.n	8006ad8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	3340      	adds	r3, #64	@ 0x40
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	2200      	movs	r2, #0
 8006ad0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	613b      	str	r3, [r7, #16]
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	2b0e      	cmp	r3, #14
 8006adc:	d9f2      	bls.n	8006ac4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ade:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d11c      	bne.n	8006b20 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	68fa      	ldr	r2, [r7, #12]
 8006af0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006af4:	f043 0302 	orr.w	r3, r3, #2
 8006af8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006afe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	601a      	str	r2, [r3, #0]
 8006b1e:	e005      	b.n	8006b2c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b24:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b32:	461a      	mov	r2, r3
 8006b34:	2300      	movs	r3, #0
 8006b36:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006b3c:	2b01      	cmp	r3, #1
 8006b3e:	d10d      	bne.n	8006b5c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006b40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d104      	bne.n	8006b52 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006b48:	2100      	movs	r1, #0
 8006b4a:	6878      	ldr	r0, [r7, #4]
 8006b4c:	f000 f97a 	bl	8006e44 <USB_SetDevSpeed>
 8006b50:	e01a      	b.n	8006b88 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006b52:	2101      	movs	r1, #1
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	f000 f975 	bl	8006e44 <USB_SetDevSpeed>
 8006b5a:	e015      	b.n	8006b88 <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006b5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006b60:	2b03      	cmp	r3, #3
 8006b62:	d10d      	bne.n	8006b80 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006b6c:	2100      	movs	r1, #0
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f000 f968 	bl	8006e44 <USB_SetDevSpeed>
 8006b74:	e008      	b.n	8006b88 <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006b76:	2101      	movs	r1, #1
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f963 	bl	8006e44 <USB_SetDevSpeed>
 8006b7e:	e003      	b.n	8006b88 <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b80:	2103      	movs	r1, #3
 8006b82:	6878      	ldr	r0, [r7, #4]
 8006b84:	f000 f95e 	bl	8006e44 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b88:	2110      	movs	r1, #16
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 f8fa 	bl	8006d84 <USB_FlushTxFifo>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d001      	beq.n	8006b9a <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8006b96:	2301      	movs	r3, #1
 8006b98:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 f924 	bl	8006de8 <USB_FlushRxFifo>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d001      	beq.n	8006baa <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bb0:	461a      	mov	r2, r3
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bbc:	461a      	mov	r2, r3
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bc8:	461a      	mov	r2, r3
 8006bca:	2300      	movs	r3, #0
 8006bcc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bce:	2300      	movs	r3, #0
 8006bd0:	613b      	str	r3, [r7, #16]
 8006bd2:	e043      	b.n	8006c5c <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	015a      	lsls	r2, r3, #5
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	4413      	add	r3, r2
 8006bdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006be6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006bea:	d118      	bne.n	8006c1e <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10a      	bne.n	8006c08 <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bfe:	461a      	mov	r2, r3
 8006c00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c04:	6013      	str	r3, [r2, #0]
 8006c06:	e013      	b.n	8006c30 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	015a      	lsls	r2, r3, #5
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4413      	add	r3, r2
 8006c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c14:	461a      	mov	r2, r3
 8006c16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006c1a:	6013      	str	r3, [r2, #0]
 8006c1c:	e008      	b.n	8006c30 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	015a      	lsls	r2, r3, #5
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	4413      	add	r3, r2
 8006c26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c2a:	461a      	mov	r2, r3
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c30:	693b      	ldr	r3, [r7, #16]
 8006c32:	015a      	lsls	r2, r3, #5
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c3c:	461a      	mov	r2, r3
 8006c3e:	2300      	movs	r3, #0
 8006c40:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c42:	693b      	ldr	r3, [r7, #16]
 8006c44:	015a      	lsls	r2, r3, #5
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	4413      	add	r3, r2
 8006c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c4e:	461a      	mov	r2, r3
 8006c50:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	613b      	str	r3, [r7, #16]
 8006c5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006c60:	461a      	mov	r2, r3
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d3b5      	bcc.n	8006bd4 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c68:	2300      	movs	r3, #0
 8006c6a:	613b      	str	r3, [r7, #16]
 8006c6c:	e043      	b.n	8006cf6 <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	015a      	lsls	r2, r3, #5
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	4413      	add	r3, r2
 8006c76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c84:	d118      	bne.n	8006cb8 <USB_DevInit+0x214>
    {
      if (i == 0U)
 8006c86:	693b      	ldr	r3, [r7, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d10a      	bne.n	8006ca2 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c98:	461a      	mov	r2, r3
 8006c9a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006c9e:	6013      	str	r3, [r2, #0]
 8006ca0:	e013      	b.n	8006cca <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	015a      	lsls	r2, r3, #5
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	4413      	add	r3, r2
 8006caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cae:	461a      	mov	r2, r3
 8006cb0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006cb4:	6013      	str	r3, [r2, #0]
 8006cb6:	e008      	b.n	8006cca <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	015a      	lsls	r2, r3, #5
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	2300      	movs	r3, #0
 8006cda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	015a      	lsls	r2, r3, #5
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ce8:	461a      	mov	r2, r3
 8006cea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006cee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	3301      	adds	r3, #1
 8006cf4:	613b      	str	r3, [r7, #16]
 8006cf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d3b5      	bcc.n	8006c6e <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d08:	691b      	ldr	r3, [r3, #16]
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d14:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006d22:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006d24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d105      	bne.n	8006d38 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	f043 0210 	orr.w	r2, r3, #16
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	699a      	ldr	r2, [r3, #24]
 8006d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8006d7c <USB_DevInit+0x2d8>)
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d005      	beq.n	8006d58 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	699b      	ldr	r3, [r3, #24]
 8006d50:	f043 0208 	orr.w	r2, r3, #8
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d105      	bne.n	8006d6c <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	699a      	ldr	r2, [r3, #24]
 8006d64:	4b06      	ldr	r3, [pc, #24]	@ (8006d80 <USB_DevInit+0x2dc>)
 8006d66:	4313      	orrs	r3, r2
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d78:	b004      	add	sp, #16
 8006d7a:	4770      	bx	lr
 8006d7c:	803c3800 	.word	0x803c3800
 8006d80:	40000004 	.word	0x40000004

08006d84 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	3301      	adds	r3, #1
 8006d96:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d9e:	d901      	bls.n	8006da4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006da0:	2303      	movs	r3, #3
 8006da2:	e01b      	b.n	8006ddc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	691b      	ldr	r3, [r3, #16]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	daf2      	bge.n	8006d92 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006dac:	2300      	movs	r3, #0
 8006dae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	019b      	lsls	r3, r3, #6
 8006db4:	f043 0220 	orr.w	r2, r3, #32
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	3301      	adds	r3, #1
 8006dc0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006dc8:	d901      	bls.n	8006dce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e006      	b.n	8006ddc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	f003 0320 	and.w	r3, r3, #32
 8006dd6:	2b20      	cmp	r3, #32
 8006dd8:	d0f0      	beq.n	8006dbc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006dda:	2300      	movs	r3, #0
}
 8006ddc:	4618      	mov	r0, r3
 8006dde:	3714      	adds	r7, #20
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr

08006de8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	3301      	adds	r3, #1
 8006df8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e00:	d901      	bls.n	8006e06 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e018      	b.n	8006e38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	daf2      	bge.n	8006df4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2210      	movs	r2, #16
 8006e16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e24:	d901      	bls.n	8006e2a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006e26:	2303      	movs	r3, #3
 8006e28:	e006      	b.n	8006e38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	f003 0310 	and.w	r3, r3, #16
 8006e32:	2b10      	cmp	r3, #16
 8006e34:	d0f0      	beq.n	8006e18 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr

08006e44 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006e44:	b480      	push	{r7}
 8006e46:	b085      	sub	sp, #20
 8006e48:	af00      	add	r7, sp, #0
 8006e4a:	6078      	str	r0, [r7, #4]
 8006e4c:	460b      	mov	r3, r1
 8006e4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	78fb      	ldrb	r3, [r7, #3]
 8006e5e:	68f9      	ldr	r1, [r7, #12]
 8006e60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006e64:	4313      	orrs	r3, r2
 8006e66:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e74:	4770      	bx	lr

08006e76 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e76:	b480      	push	{r7}
 8006e78:	b087      	sub	sp, #28
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f003 0306 	and.w	r3, r3, #6
 8006e8e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d102      	bne.n	8006e9c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006e96:	2300      	movs	r3, #0
 8006e98:	75fb      	strb	r3, [r7, #23]
 8006e9a:	e00a      	b.n	8006eb2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d002      	beq.n	8006ea8 <USB_GetDevSpeed+0x32>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	2b06      	cmp	r3, #6
 8006ea6:	d102      	bne.n	8006eae <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	75fb      	strb	r3, [r7, #23]
 8006eac:	e001      	b.n	8006eb2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006eae:	230f      	movs	r3, #15
 8006eb0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006eb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	371c      	adds	r7, #28
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b085      	sub	sp, #20
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	785b      	ldrb	r3, [r3, #1]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d139      	bne.n	8006f50 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ee2:	69da      	ldr	r2, [r3, #28]
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	2101      	movs	r1, #1
 8006eee:	fa01 f303 	lsl.w	r3, r1, r3
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	68f9      	ldr	r1, [r7, #12]
 8006ef6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006efa:	4313      	orrs	r3, r2
 8006efc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006efe:	68bb      	ldr	r3, [r7, #8]
 8006f00:	015a      	lsls	r2, r3, #5
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	4413      	add	r3, r2
 8006f06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d153      	bne.n	8006fbc <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	015a      	lsls	r2, r3, #5
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	4413      	add	r3, r2
 8006f1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	791b      	ldrb	r3, [r3, #4]
 8006f2e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f30:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	059b      	lsls	r3, r3, #22
 8006f36:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006f38:	431a      	orrs	r2, r3
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	0159      	lsls	r1, r3, #5
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	440b      	add	r3, r1
 8006f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f46:	4619      	mov	r1, r3
 8006f48:	4b20      	ldr	r3, [pc, #128]	@ (8006fcc <USB_ActivateEndpoint+0x10c>)
 8006f4a:	4313      	orrs	r3, r2
 8006f4c:	600b      	str	r3, [r1, #0]
 8006f4e:	e035      	b.n	8006fbc <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f56:	69da      	ldr	r2, [r3, #28]
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	f003 030f 	and.w	r3, r3, #15
 8006f60:	2101      	movs	r1, #1
 8006f62:	fa01 f303 	lsl.w	r3, r1, r3
 8006f66:	041b      	lsls	r3, r3, #16
 8006f68:	68f9      	ldr	r1, [r7, #12]
 8006f6a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	015a      	lsls	r2, r3, #5
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	4413      	add	r3, r2
 8006f7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d119      	bne.n	8006fbc <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	015a      	lsls	r2, r3, #5
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	4413      	add	r3, r2
 8006f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f94:	681a      	ldr	r2, [r3, #0]
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	689b      	ldr	r3, [r3, #8]
 8006f9a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	791b      	ldrb	r3, [r3, #4]
 8006fa2:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006fa4:	430b      	orrs	r3, r1
 8006fa6:	431a      	orrs	r2, r3
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	0159      	lsls	r1, r3, #5
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	440b      	add	r3, r1
 8006fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4b05      	ldr	r3, [pc, #20]	@ (8006fcc <USB_ActivateEndpoint+0x10c>)
 8006fb8:	4313      	orrs	r3, r2
 8006fba:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006fbc:	2300      	movs	r3, #0
}
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	3714      	adds	r7, #20
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	10008000 	.word	0x10008000

08006fd0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	785b      	ldrb	r3, [r3, #1]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d161      	bne.n	80070b0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006ffe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007002:	d11f      	bne.n	8007044 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007004:	68bb      	ldr	r3, [r7, #8]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	4413      	add	r3, r2
 800700c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	68ba      	ldr	r2, [r7, #8]
 8007014:	0151      	lsls	r1, r2, #5
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	440a      	add	r2, r1
 800701a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800701e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007022:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	015a      	lsls	r2, r3, #5
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	4413      	add	r3, r2
 800702c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	68ba      	ldr	r2, [r7, #8]
 8007034:	0151      	lsls	r1, r2, #5
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	440a      	add	r2, r1
 800703a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800703e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007042:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800704a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	781b      	ldrb	r3, [r3, #0]
 8007050:	f003 030f 	and.w	r3, r3, #15
 8007054:	2101      	movs	r1, #1
 8007056:	fa01 f303 	lsl.w	r3, r1, r3
 800705a:	b29b      	uxth	r3, r3
 800705c:	43db      	mvns	r3, r3
 800705e:	68f9      	ldr	r1, [r7, #12]
 8007060:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007064:	4013      	ands	r3, r2
 8007066:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800706e:	69da      	ldr	r2, [r3, #28]
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	781b      	ldrb	r3, [r3, #0]
 8007074:	f003 030f 	and.w	r3, r3, #15
 8007078:	2101      	movs	r1, #1
 800707a:	fa01 f303 	lsl.w	r3, r1, r3
 800707e:	b29b      	uxth	r3, r3
 8007080:	43db      	mvns	r3, r3
 8007082:	68f9      	ldr	r1, [r7, #12]
 8007084:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007088:	4013      	ands	r3, r2
 800708a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	015a      	lsls	r2, r3, #5
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	4413      	add	r3, r2
 8007094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007098:	681a      	ldr	r2, [r3, #0]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	0159      	lsls	r1, r3, #5
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	440b      	add	r3, r1
 80070a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80070a6:	4619      	mov	r1, r3
 80070a8:	4b35      	ldr	r3, [pc, #212]	@ (8007180 <USB_DeactivateEndpoint+0x1b0>)
 80070aa:	4013      	ands	r3, r2
 80070ac:	600b      	str	r3, [r1, #0]
 80070ae:	e060      	b.n	8007172 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	015a      	lsls	r2, r3, #5
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	4413      	add	r3, r2
 80070b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070c6:	d11f      	bne.n	8007108 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80070c8:	68bb      	ldr	r3, [r7, #8]
 80070ca:	015a      	lsls	r2, r3, #5
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	4413      	add	r3, r2
 80070d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	68ba      	ldr	r2, [r7, #8]
 80070d8:	0151      	lsls	r1, r2, #5
 80070da:	68fa      	ldr	r2, [r7, #12]
 80070dc:	440a      	add	r2, r1
 80070de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070e2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80070e6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	015a      	lsls	r2, r3, #5
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	4413      	add	r3, r2
 80070f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	0151      	lsls	r1, r2, #5
 80070fa:	68fa      	ldr	r2, [r7, #12]
 80070fc:	440a      	add	r2, r1
 80070fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007102:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007106:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800710e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	781b      	ldrb	r3, [r3, #0]
 8007114:	f003 030f 	and.w	r3, r3, #15
 8007118:	2101      	movs	r1, #1
 800711a:	fa01 f303 	lsl.w	r3, r1, r3
 800711e:	041b      	lsls	r3, r3, #16
 8007120:	43db      	mvns	r3, r3
 8007122:	68f9      	ldr	r1, [r7, #12]
 8007124:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007128:	4013      	ands	r3, r2
 800712a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007132:	69da      	ldr	r2, [r3, #28]
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	781b      	ldrb	r3, [r3, #0]
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	2101      	movs	r1, #1
 800713e:	fa01 f303 	lsl.w	r3, r1, r3
 8007142:	041b      	lsls	r3, r3, #16
 8007144:	43db      	mvns	r3, r3
 8007146:	68f9      	ldr	r1, [r7, #12]
 8007148:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800714c:	4013      	ands	r3, r2
 800714e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	015a      	lsls	r2, r3, #5
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	4413      	add	r3, r2
 8007158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	0159      	lsls	r1, r3, #5
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	440b      	add	r3, r1
 8007166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800716a:	4619      	mov	r1, r3
 800716c:	4b05      	ldr	r3, [pc, #20]	@ (8007184 <USB_DeactivateEndpoint+0x1b4>)
 800716e:	4013      	ands	r3, r2
 8007170:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007172:	2300      	movs	r3, #0
}
 8007174:	4618      	mov	r0, r3
 8007176:	3714      	adds	r7, #20
 8007178:	46bd      	mov	sp, r7
 800717a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717e:	4770      	bx	lr
 8007180:	ec337800 	.word	0xec337800
 8007184:	eff37800 	.word	0xeff37800

08007188 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b08a      	sub	sp, #40	@ 0x28
 800718c:	af02      	add	r7, sp, #8
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	4613      	mov	r3, r2
 8007194:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	785b      	ldrb	r3, [r3, #1]
 80071a4:	2b01      	cmp	r3, #1
 80071a6:	f040 8185 	bne.w	80074b4 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d132      	bne.n	8007218 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80071b2:	69bb      	ldr	r3, [r7, #24]
 80071b4:	015a      	lsls	r2, r3, #5
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	4413      	add	r3, r2
 80071ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071be:	691a      	ldr	r2, [r3, #16]
 80071c0:	69bb      	ldr	r3, [r7, #24]
 80071c2:	0159      	lsls	r1, r3, #5
 80071c4:	69fb      	ldr	r3, [r7, #28]
 80071c6:	440b      	add	r3, r1
 80071c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071cc:	4619      	mov	r1, r3
 80071ce:	4ba7      	ldr	r3, [pc, #668]	@ (800746c <USB_EPStartXfer+0x2e4>)
 80071d0:	4013      	ands	r3, r2
 80071d2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80071d4:	69bb      	ldr	r3, [r7, #24]
 80071d6:	015a      	lsls	r2, r3, #5
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	4413      	add	r3, r2
 80071dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80071e0:	691b      	ldr	r3, [r3, #16]
 80071e2:	69ba      	ldr	r2, [r7, #24]
 80071e4:	0151      	lsls	r1, r2, #5
 80071e6:	69fa      	ldr	r2, [r7, #28]
 80071e8:	440a      	add	r2, r1
 80071ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80071ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80071f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	015a      	lsls	r2, r3, #5
 80071f8:	69fb      	ldr	r3, [r7, #28]
 80071fa:	4413      	add	r3, r2
 80071fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007200:	691a      	ldr	r2, [r3, #16]
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	0159      	lsls	r1, r3, #5
 8007206:	69fb      	ldr	r3, [r7, #28]
 8007208:	440b      	add	r3, r1
 800720a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800720e:	4619      	mov	r1, r3
 8007210:	4b97      	ldr	r3, [pc, #604]	@ (8007470 <USB_EPStartXfer+0x2e8>)
 8007212:	4013      	ands	r3, r2
 8007214:	610b      	str	r3, [r1, #16]
 8007216:	e097      	b.n	8007348 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007218:	69bb      	ldr	r3, [r7, #24]
 800721a:	015a      	lsls	r2, r3, #5
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	4413      	add	r3, r2
 8007220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007224:	691a      	ldr	r2, [r3, #16]
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	0159      	lsls	r1, r3, #5
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	440b      	add	r3, r1
 800722e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007232:	4619      	mov	r1, r3
 8007234:	4b8e      	ldr	r3, [pc, #568]	@ (8007470 <USB_EPStartXfer+0x2e8>)
 8007236:	4013      	ands	r3, r2
 8007238:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	015a      	lsls	r2, r3, #5
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	4413      	add	r3, r2
 8007242:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007246:	691a      	ldr	r2, [r3, #16]
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	0159      	lsls	r1, r3, #5
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	440b      	add	r3, r1
 8007250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007254:	4619      	mov	r1, r3
 8007256:	4b85      	ldr	r3, [pc, #532]	@ (800746c <USB_EPStartXfer+0x2e4>)
 8007258:	4013      	ands	r3, r2
 800725a:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d11a      	bne.n	8007298 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	691a      	ldr	r2, [r3, #16]
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	429a      	cmp	r2, r3
 800726c:	d903      	bls.n	8007276 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	689a      	ldr	r2, [r3, #8]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	015a      	lsls	r2, r3, #5
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	4413      	add	r3, r2
 800727e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007282:	691b      	ldr	r3, [r3, #16]
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	0151      	lsls	r1, r2, #5
 8007288:	69fa      	ldr	r2, [r7, #28]
 800728a:	440a      	add	r2, r1
 800728c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007290:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007294:	6113      	str	r3, [r2, #16]
 8007296:	e044      	b.n	8007322 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	691a      	ldr	r2, [r3, #16]
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	4413      	add	r3, r2
 80072a2:	1e5a      	subs	r2, r3, #1
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ac:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80072ae:	69bb      	ldr	r3, [r7, #24]
 80072b0:	015a      	lsls	r2, r3, #5
 80072b2:	69fb      	ldr	r3, [r7, #28]
 80072b4:	4413      	add	r3, r2
 80072b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072ba:	691a      	ldr	r2, [r3, #16]
 80072bc:	8afb      	ldrh	r3, [r7, #22]
 80072be:	04d9      	lsls	r1, r3, #19
 80072c0:	4b6c      	ldr	r3, [pc, #432]	@ (8007474 <USB_EPStartXfer+0x2ec>)
 80072c2:	400b      	ands	r3, r1
 80072c4:	69b9      	ldr	r1, [r7, #24]
 80072c6:	0148      	lsls	r0, r1, #5
 80072c8:	69f9      	ldr	r1, [r7, #28]
 80072ca:	4401      	add	r1, r0
 80072cc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80072d0:	4313      	orrs	r3, r2
 80072d2:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80072d4:	68bb      	ldr	r3, [r7, #8]
 80072d6:	791b      	ldrb	r3, [r3, #4]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d122      	bne.n	8007322 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80072dc:	69bb      	ldr	r3, [r7, #24]
 80072de:	015a      	lsls	r2, r3, #5
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	4413      	add	r3, r2
 80072e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	69ba      	ldr	r2, [r7, #24]
 80072ec:	0151      	lsls	r1, r2, #5
 80072ee:	69fa      	ldr	r2, [r7, #28]
 80072f0:	440a      	add	r2, r1
 80072f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072f6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80072fa:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80072fc:	69bb      	ldr	r3, [r7, #24]
 80072fe:	015a      	lsls	r2, r3, #5
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	4413      	add	r3, r2
 8007304:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007308:	691a      	ldr	r2, [r3, #16]
 800730a:	8afb      	ldrh	r3, [r7, #22]
 800730c:	075b      	lsls	r3, r3, #29
 800730e:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007312:	69b9      	ldr	r1, [r7, #24]
 8007314:	0148      	lsls	r0, r1, #5
 8007316:	69f9      	ldr	r1, [r7, #28]
 8007318:	4401      	add	r1, r0
 800731a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800731e:	4313      	orrs	r3, r2
 8007320:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007322:	69bb      	ldr	r3, [r7, #24]
 8007324:	015a      	lsls	r2, r3, #5
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	4413      	add	r3, r2
 800732a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800732e:	691a      	ldr	r2, [r3, #16]
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	691b      	ldr	r3, [r3, #16]
 8007334:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007338:	69b9      	ldr	r1, [r7, #24]
 800733a:	0148      	lsls	r0, r1, #5
 800733c:	69f9      	ldr	r1, [r7, #28]
 800733e:	4401      	add	r1, r0
 8007340:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007344:	4313      	orrs	r3, r2
 8007346:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007348:	79fb      	ldrb	r3, [r7, #7]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d14b      	bne.n	80073e6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	69db      	ldr	r3, [r3, #28]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d009      	beq.n	800736a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	015a      	lsls	r2, r3, #5
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	4413      	add	r3, r2
 800735e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007362:	461a      	mov	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	69db      	ldr	r3, [r3, #28]
 8007368:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	791b      	ldrb	r3, [r3, #4]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d128      	bne.n	80073c4 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007378:	689b      	ldr	r3, [r3, #8]
 800737a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800737e:	2b00      	cmp	r3, #0
 8007380:	d110      	bne.n	80073a4 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	015a      	lsls	r2, r3, #5
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	4413      	add	r3, r2
 800738a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	69ba      	ldr	r2, [r7, #24]
 8007392:	0151      	lsls	r1, r2, #5
 8007394:	69fa      	ldr	r2, [r7, #28]
 8007396:	440a      	add	r2, r1
 8007398:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800739c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80073a0:	6013      	str	r3, [r2, #0]
 80073a2:	e00f      	b.n	80073c4 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	015a      	lsls	r2, r3, #5
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	4413      	add	r3, r2
 80073ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69ba      	ldr	r2, [r7, #24]
 80073b4:	0151      	lsls	r1, r2, #5
 80073b6:	69fa      	ldr	r2, [r7, #28]
 80073b8:	440a      	add	r2, r1
 80073ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80073c2:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	0151      	lsls	r1, r2, #5
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	440a      	add	r2, r1
 80073da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80073de:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80073e2:	6013      	str	r3, [r2, #0]
 80073e4:	e169      	b.n	80076ba <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	015a      	lsls	r2, r3, #5
 80073ea:	69fb      	ldr	r3, [r7, #28]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	69ba      	ldr	r2, [r7, #24]
 80073f6:	0151      	lsls	r1, r2, #5
 80073f8:	69fa      	ldr	r2, [r7, #28]
 80073fa:	440a      	add	r2, r1
 80073fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007400:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007404:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	791b      	ldrb	r3, [r3, #4]
 800740a:	2b01      	cmp	r3, #1
 800740c:	d015      	beq.n	800743a <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	2b00      	cmp	r3, #0
 8007414:	f000 8151 	beq.w	80076ba <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800741e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	f003 030f 	and.w	r3, r3, #15
 8007428:	2101      	movs	r1, #1
 800742a:	fa01 f303 	lsl.w	r3, r1, r3
 800742e:	69f9      	ldr	r1, [r7, #28]
 8007430:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007434:	4313      	orrs	r3, r2
 8007436:	634b      	str	r3, [r1, #52]	@ 0x34
 8007438:	e13f      	b.n	80076ba <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007446:	2b00      	cmp	r3, #0
 8007448:	d116      	bne.n	8007478 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800744a:	69bb      	ldr	r3, [r7, #24]
 800744c:	015a      	lsls	r2, r3, #5
 800744e:	69fb      	ldr	r3, [r7, #28]
 8007450:	4413      	add	r3, r2
 8007452:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	69ba      	ldr	r2, [r7, #24]
 800745a:	0151      	lsls	r1, r2, #5
 800745c:	69fa      	ldr	r2, [r7, #28]
 800745e:	440a      	add	r2, r1
 8007460:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007464:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007468:	6013      	str	r3, [r2, #0]
 800746a:	e015      	b.n	8007498 <USB_EPStartXfer+0x310>
 800746c:	e007ffff 	.word	0xe007ffff
 8007470:	fff80000 	.word	0xfff80000
 8007474:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007478:	69bb      	ldr	r3, [r7, #24]
 800747a:	015a      	lsls	r2, r3, #5
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	4413      	add	r3, r2
 8007480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	69ba      	ldr	r2, [r7, #24]
 8007488:	0151      	lsls	r1, r2, #5
 800748a:	69fa      	ldr	r2, [r7, #28]
 800748c:	440a      	add	r2, r1
 800748e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007492:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007496:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	68d9      	ldr	r1, [r3, #12]
 800749c:	68bb      	ldr	r3, [r7, #8]
 800749e:	781a      	ldrb	r2, [r3, #0]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	691b      	ldr	r3, [r3, #16]
 80074a4:	b298      	uxth	r0, r3
 80074a6:	79fb      	ldrb	r3, [r7, #7]
 80074a8:	9300      	str	r3, [sp, #0]
 80074aa:	4603      	mov	r3, r0
 80074ac:	68f8      	ldr	r0, [r7, #12]
 80074ae:	f000 f9b9 	bl	8007824 <USB_WritePacket>
 80074b2:	e102      	b.n	80076ba <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80074b4:	69bb      	ldr	r3, [r7, #24]
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074c0:	691a      	ldr	r2, [r3, #16]
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	0159      	lsls	r1, r3, #5
 80074c6:	69fb      	ldr	r3, [r7, #28]
 80074c8:	440b      	add	r3, r1
 80074ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074ce:	4619      	mov	r1, r3
 80074d0:	4b7c      	ldr	r3, [pc, #496]	@ (80076c4 <USB_EPStartXfer+0x53c>)
 80074d2:	4013      	ands	r3, r2
 80074d4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80074d6:	69bb      	ldr	r3, [r7, #24]
 80074d8:	015a      	lsls	r2, r3, #5
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	4413      	add	r3, r2
 80074de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074e2:	691a      	ldr	r2, [r3, #16]
 80074e4:	69bb      	ldr	r3, [r7, #24]
 80074e6:	0159      	lsls	r1, r3, #5
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	440b      	add	r3, r1
 80074ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074f0:	4619      	mov	r1, r3
 80074f2:	4b75      	ldr	r3, [pc, #468]	@ (80076c8 <USB_EPStartXfer+0x540>)
 80074f4:	4013      	ands	r3, r2
 80074f6:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d12f      	bne.n	800755e <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d003      	beq.n	800750e <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	689a      	ldr	r2, [r3, #8]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	689a      	ldr	r2, [r3, #8]
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	015a      	lsls	r2, r3, #5
 800751a:	69fb      	ldr	r3, [r7, #28]
 800751c:	4413      	add	r3, r2
 800751e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007522:	691a      	ldr	r2, [r3, #16]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6a1b      	ldr	r3, [r3, #32]
 8007528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800752c:	69b9      	ldr	r1, [r7, #24]
 800752e:	0148      	lsls	r0, r1, #5
 8007530:	69f9      	ldr	r1, [r7, #28]
 8007532:	4401      	add	r1, r0
 8007534:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007538:	4313      	orrs	r3, r2
 800753a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	015a      	lsls	r2, r3, #5
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	4413      	add	r3, r2
 8007544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007548:	691b      	ldr	r3, [r3, #16]
 800754a:	69ba      	ldr	r2, [r7, #24]
 800754c:	0151      	lsls	r1, r2, #5
 800754e:	69fa      	ldr	r2, [r7, #28]
 8007550:	440a      	add	r2, r1
 8007552:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007556:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800755a:	6113      	str	r3, [r2, #16]
 800755c:	e05f      	b.n	800761e <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	691b      	ldr	r3, [r3, #16]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d123      	bne.n	80075ae <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	4413      	add	r3, r2
 800756e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007572:	691a      	ldr	r2, [r3, #16]
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800757c:	69b9      	ldr	r1, [r7, #24]
 800757e:	0148      	lsls	r0, r1, #5
 8007580:	69f9      	ldr	r1, [r7, #28]
 8007582:	4401      	add	r1, r0
 8007584:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007588:	4313      	orrs	r3, r2
 800758a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	015a      	lsls	r2, r3, #5
 8007590:	69fb      	ldr	r3, [r7, #28]
 8007592:	4413      	add	r3, r2
 8007594:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007598:	691b      	ldr	r3, [r3, #16]
 800759a:	69ba      	ldr	r2, [r7, #24]
 800759c:	0151      	lsls	r1, r2, #5
 800759e:	69fa      	ldr	r2, [r7, #28]
 80075a0:	440a      	add	r2, r1
 80075a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80075a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075aa:	6113      	str	r3, [r2, #16]
 80075ac:	e037      	b.n	800761e <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	691a      	ldr	r2, [r3, #16]
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	4413      	add	r3, r2
 80075b8:	1e5a      	subs	r2, r3, #1
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c2:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80075c4:	68bb      	ldr	r3, [r7, #8]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	8afa      	ldrh	r2, [r7, #22]
 80075ca:	fb03 f202 	mul.w	r2, r3, r2
 80075ce:	68bb      	ldr	r3, [r7, #8]
 80075d0:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	015a      	lsls	r2, r3, #5
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	4413      	add	r3, r2
 80075da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075de:	691a      	ldr	r2, [r3, #16]
 80075e0:	8afb      	ldrh	r3, [r7, #22]
 80075e2:	04d9      	lsls	r1, r3, #19
 80075e4:	4b39      	ldr	r3, [pc, #228]	@ (80076cc <USB_EPStartXfer+0x544>)
 80075e6:	400b      	ands	r3, r1
 80075e8:	69b9      	ldr	r1, [r7, #24]
 80075ea:	0148      	lsls	r0, r1, #5
 80075ec:	69f9      	ldr	r1, [r7, #28]
 80075ee:	4401      	add	r1, r0
 80075f0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80075f4:	4313      	orrs	r3, r2
 80075f6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	015a      	lsls	r2, r3, #5
 80075fc:	69fb      	ldr	r3, [r7, #28]
 80075fe:	4413      	add	r3, r2
 8007600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007604:	691a      	ldr	r2, [r3, #16]
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	6a1b      	ldr	r3, [r3, #32]
 800760a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800760e:	69b9      	ldr	r1, [r7, #24]
 8007610:	0148      	lsls	r0, r1, #5
 8007612:	69f9      	ldr	r1, [r7, #28]
 8007614:	4401      	add	r1, r0
 8007616:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800761a:	4313      	orrs	r3, r2
 800761c:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	2b01      	cmp	r3, #1
 8007622:	d10d      	bne.n	8007640 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d009      	beq.n	8007640 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	68d9      	ldr	r1, [r3, #12]
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	4413      	add	r3, r2
 8007638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800763c:	460a      	mov	r2, r1
 800763e:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	791b      	ldrb	r3, [r3, #4]
 8007644:	2b01      	cmp	r3, #1
 8007646:	d128      	bne.n	800769a <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007648:	69fb      	ldr	r3, [r7, #28]
 800764a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007654:	2b00      	cmp	r3, #0
 8007656:	d110      	bne.n	800767a <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	69fb      	ldr	r3, [r7, #28]
 800765e:	4413      	add	r3, r2
 8007660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69ba      	ldr	r2, [r7, #24]
 8007668:	0151      	lsls	r1, r2, #5
 800766a:	69fa      	ldr	r2, [r7, #28]
 800766c:	440a      	add	r2, r1
 800766e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007672:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007676:	6013      	str	r3, [r2, #0]
 8007678:	e00f      	b.n	800769a <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	015a      	lsls	r2, r3, #5
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	4413      	add	r3, r2
 8007682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	69ba      	ldr	r2, [r7, #24]
 800768a:	0151      	lsls	r1, r2, #5
 800768c:	69fa      	ldr	r2, [r7, #28]
 800768e:	440a      	add	r2, r1
 8007690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007694:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007698:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800769a:	69bb      	ldr	r3, [r7, #24]
 800769c:	015a      	lsls	r2, r3, #5
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	4413      	add	r3, r2
 80076a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	69ba      	ldr	r2, [r7, #24]
 80076aa:	0151      	lsls	r1, r2, #5
 80076ac:	69fa      	ldr	r2, [r7, #28]
 80076ae:	440a      	add	r2, r1
 80076b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80076b4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80076b8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80076ba:	2300      	movs	r3, #0
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3720      	adds	r7, #32
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}
 80076c4:	fff80000 	.word	0xfff80000
 80076c8:	e007ffff 	.word	0xe007ffff
 80076cc:	1ff80000 	.word	0x1ff80000

080076d0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80076d0:	b480      	push	{r7}
 80076d2:	b087      	sub	sp, #28
 80076d4:	af00      	add	r7, sp, #0
 80076d6:	6078      	str	r0, [r7, #4]
 80076d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80076de:	2300      	movs	r3, #0
 80076e0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	785b      	ldrb	r3, [r3, #1]
 80076ea:	2b01      	cmp	r3, #1
 80076ec:	d14a      	bne.n	8007784 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	015a      	lsls	r2, r3, #5
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	4413      	add	r3, r2
 80076f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007702:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007706:	f040 8086 	bne.w	8007816 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	015a      	lsls	r2, r3, #5
 8007710:	693b      	ldr	r3, [r7, #16]
 8007712:	4413      	add	r3, r2
 8007714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	683a      	ldr	r2, [r7, #0]
 800771c:	7812      	ldrb	r2, [r2, #0]
 800771e:	0151      	lsls	r1, r2, #5
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	440a      	add	r2, r1
 8007724:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007728:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800772c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	781b      	ldrb	r3, [r3, #0]
 8007732:	015a      	lsls	r2, r3, #5
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	4413      	add	r3, r2
 8007738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	683a      	ldr	r2, [r7, #0]
 8007740:	7812      	ldrb	r2, [r2, #0]
 8007742:	0151      	lsls	r1, r2, #5
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	440a      	add	r2, r1
 8007748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800774c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007750:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	3301      	adds	r3, #1
 8007756:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800775e:	4293      	cmp	r3, r2
 8007760:	d902      	bls.n	8007768 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	75fb      	strb	r3, [r7, #23]
          break;
 8007766:	e056      	b.n	8007816 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	781b      	ldrb	r3, [r3, #0]
 800776c:	015a      	lsls	r2, r3, #5
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	4413      	add	r3, r2
 8007772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800777c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007780:	d0e7      	beq.n	8007752 <USB_EPStopXfer+0x82>
 8007782:	e048      	b.n	8007816 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	015a      	lsls	r2, r3, #5
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	4413      	add	r3, r2
 800778e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007798:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800779c:	d13b      	bne.n	8007816 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	683a      	ldr	r2, [r7, #0]
 80077b0:	7812      	ldrb	r2, [r2, #0]
 80077b2:	0151      	lsls	r1, r2, #5
 80077b4:	693a      	ldr	r2, [r7, #16]
 80077b6:	440a      	add	r2, r1
 80077b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077bc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80077c0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	683a      	ldr	r2, [r7, #0]
 80077d4:	7812      	ldrb	r2, [r2, #0]
 80077d6:	0151      	lsls	r1, r2, #5
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	440a      	add	r2, r1
 80077dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077e0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077e4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	3301      	adds	r3, #1
 80077ea:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f242 7210 	movw	r2, #10000	@ 0x2710
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d902      	bls.n	80077fc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	75fb      	strb	r3, [r7, #23]
          break;
 80077fa:	e00c      	b.n	8007816 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	693b      	ldr	r3, [r7, #16]
 8007804:	4413      	add	r3, r2
 8007806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007814:	d0e7      	beq.n	80077e6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007816:	7dfb      	ldrb	r3, [r7, #23]
}
 8007818:	4618      	mov	r0, r3
 800781a:	371c      	adds	r7, #28
 800781c:	46bd      	mov	sp, r7
 800781e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007822:	4770      	bx	lr

08007824 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007824:	b480      	push	{r7}
 8007826:	b089      	sub	sp, #36	@ 0x24
 8007828:	af00      	add	r7, sp, #0
 800782a:	60f8      	str	r0, [r7, #12]
 800782c:	60b9      	str	r1, [r7, #8]
 800782e:	4611      	mov	r1, r2
 8007830:	461a      	mov	r2, r3
 8007832:	460b      	mov	r3, r1
 8007834:	71fb      	strb	r3, [r7, #7]
 8007836:	4613      	mov	r3, r2
 8007838:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007842:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007846:	2b00      	cmp	r3, #0
 8007848:	d123      	bne.n	8007892 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800784a:	88bb      	ldrh	r3, [r7, #4]
 800784c:	3303      	adds	r3, #3
 800784e:	089b      	lsrs	r3, r3, #2
 8007850:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007852:	2300      	movs	r3, #0
 8007854:	61bb      	str	r3, [r7, #24]
 8007856:	e018      	b.n	800788a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007858:	79fb      	ldrb	r3, [r7, #7]
 800785a:	031a      	lsls	r2, r3, #12
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	4413      	add	r3, r2
 8007860:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007864:	461a      	mov	r2, r3
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	3301      	adds	r3, #1
 8007870:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	3301      	adds	r3, #1
 8007876:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	3301      	adds	r3, #1
 800787c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800787e:	69fb      	ldr	r3, [r7, #28]
 8007880:	3301      	adds	r3, #1
 8007882:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007884:	69bb      	ldr	r3, [r7, #24]
 8007886:	3301      	adds	r3, #1
 8007888:	61bb      	str	r3, [r7, #24]
 800788a:	69ba      	ldr	r2, [r7, #24]
 800788c:	693b      	ldr	r3, [r7, #16]
 800788e:	429a      	cmp	r2, r3
 8007890:	d3e2      	bcc.n	8007858 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007892:	2300      	movs	r3, #0
}
 8007894:	4618      	mov	r0, r3
 8007896:	3724      	adds	r7, #36	@ 0x24
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b08b      	sub	sp, #44	@ 0x2c
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	60f8      	str	r0, [r7, #12]
 80078a8:	60b9      	str	r1, [r7, #8]
 80078aa:	4613      	mov	r3, r2
 80078ac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80078b6:	88fb      	ldrh	r3, [r7, #6]
 80078b8:	089b      	lsrs	r3, r3, #2
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80078be:	88fb      	ldrh	r3, [r7, #6]
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80078c6:	2300      	movs	r3, #0
 80078c8:	623b      	str	r3, [r7, #32]
 80078ca:	e014      	b.n	80078f6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80078cc:	69bb      	ldr	r3, [r7, #24]
 80078ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078d2:	681a      	ldr	r2, [r3, #0]
 80078d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d6:	601a      	str	r2, [r3, #0]
    pDest++;
 80078d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078da:	3301      	adds	r3, #1
 80078dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80078de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e0:	3301      	adds	r3, #1
 80078e2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80078e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e6:	3301      	adds	r3, #1
 80078e8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80078ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ec:	3301      	adds	r3, #1
 80078ee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	3301      	adds	r3, #1
 80078f4:	623b      	str	r3, [r7, #32]
 80078f6:	6a3a      	ldr	r2, [r7, #32]
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	429a      	cmp	r2, r3
 80078fc:	d3e6      	bcc.n	80078cc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80078fe:	8bfb      	ldrh	r3, [r7, #30]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01e      	beq.n	8007942 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007904:	2300      	movs	r3, #0
 8007906:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007908:	69bb      	ldr	r3, [r7, #24]
 800790a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800790e:	461a      	mov	r2, r3
 8007910:	f107 0310 	add.w	r3, r7, #16
 8007914:	6812      	ldr	r2, [r2, #0]
 8007916:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007918:	693a      	ldr	r2, [r7, #16]
 800791a:	6a3b      	ldr	r3, [r7, #32]
 800791c:	b2db      	uxtb	r3, r3
 800791e:	00db      	lsls	r3, r3, #3
 8007920:	fa22 f303 	lsr.w	r3, r2, r3
 8007924:	b2da      	uxtb	r2, r3
 8007926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007928:	701a      	strb	r2, [r3, #0]
      i++;
 800792a:	6a3b      	ldr	r3, [r7, #32]
 800792c:	3301      	adds	r3, #1
 800792e:	623b      	str	r3, [r7, #32]
      pDest++;
 8007930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007932:	3301      	adds	r3, #1
 8007934:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007936:	8bfb      	ldrh	r3, [r7, #30]
 8007938:	3b01      	subs	r3, #1
 800793a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800793c:	8bfb      	ldrh	r3, [r7, #30]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d1ea      	bne.n	8007918 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007944:	4618      	mov	r0, r3
 8007946:	372c      	adds	r7, #44	@ 0x2c
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007950:	b480      	push	{r7}
 8007952:	b085      	sub	sp, #20
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	785b      	ldrb	r3, [r3, #1]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d12c      	bne.n	80079c6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	015a      	lsls	r2, r3, #5
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	4413      	add	r3, r2
 8007974:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	db12      	blt.n	80079a4 <USB_EPSetStall+0x54>
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d00f      	beq.n	80079a4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	0151      	lsls	r1, r2, #5
 8007996:	68fa      	ldr	r2, [r7, #12]
 8007998:	440a      	add	r2, r1
 800799a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800799e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80079a2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	015a      	lsls	r2, r3, #5
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	4413      	add	r3, r2
 80079ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	68ba      	ldr	r2, [r7, #8]
 80079b4:	0151      	lsls	r1, r2, #5
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	440a      	add	r2, r1
 80079ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80079c2:	6013      	str	r3, [r2, #0]
 80079c4:	e02b      	b.n	8007a1e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	db12      	blt.n	80079fe <USB_EPSetStall+0xae>
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00f      	beq.n	80079fe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	015a      	lsls	r2, r3, #5
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	4413      	add	r3, r2
 80079e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68ba      	ldr	r2, [r7, #8]
 80079ee:	0151      	lsls	r1, r2, #5
 80079f0:	68fa      	ldr	r2, [r7, #12]
 80079f2:	440a      	add	r2, r1
 80079f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079f8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80079fc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	0151      	lsls	r1, r2, #5
 8007a10:	68fa      	ldr	r2, [r7, #12]
 8007a12:	440a      	add	r2, r1
 8007a14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007a18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a1c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr

08007a2c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b085      	sub	sp, #20
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
 8007a34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	785b      	ldrb	r3, [r3, #1]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d128      	bne.n	8007a9a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	015a      	lsls	r2, r3, #5
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	4413      	add	r3, r2
 8007a50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	68ba      	ldr	r2, [r7, #8]
 8007a58:	0151      	lsls	r1, r2, #5
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	440a      	add	r2, r1
 8007a5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007a66:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	791b      	ldrb	r3, [r3, #4]
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d003      	beq.n	8007a78 <USB_EPClearStall+0x4c>
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	791b      	ldrb	r3, [r3, #4]
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d138      	bne.n	8007aea <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	015a      	lsls	r2, r3, #5
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	4413      	add	r3, r2
 8007a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68ba      	ldr	r2, [r7, #8]
 8007a88:	0151      	lsls	r1, r2, #5
 8007a8a:	68fa      	ldr	r2, [r7, #12]
 8007a8c:	440a      	add	r2, r1
 8007a8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a96:	6013      	str	r3, [r2, #0]
 8007a98:	e027      	b.n	8007aea <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68ba      	ldr	r2, [r7, #8]
 8007aaa:	0151      	lsls	r1, r2, #5
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	440a      	add	r2, r1
 8007ab0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ab4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ab8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	791b      	ldrb	r3, [r3, #4]
 8007abe:	2b03      	cmp	r3, #3
 8007ac0:	d003      	beq.n	8007aca <USB_EPClearStall+0x9e>
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	791b      	ldrb	r3, [r3, #4]
 8007ac6:	2b02      	cmp	r3, #2
 8007ac8:	d10f      	bne.n	8007aea <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007aca:	68bb      	ldr	r3, [r7, #8]
 8007acc:	015a      	lsls	r2, r3, #5
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	4413      	add	r3, r2
 8007ad2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	0151      	lsls	r1, r2, #5
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	440a      	add	r2, r1
 8007ae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ae8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3714      	adds	r7, #20
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	460b      	mov	r3, r1
 8007b02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b16:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007b1a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	78fb      	ldrb	r3, [r7, #3]
 8007b26:	011b      	lsls	r3, r3, #4
 8007b28:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007b2c:	68f9      	ldr	r1, [r7, #12]
 8007b2e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b32:	4313      	orrs	r3, r2
 8007b34:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007b5e:	f023 0303 	bic.w	r3, r3, #3
 8007b62:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007b72:	f023 0302 	bic.w	r3, r3, #2
 8007b76:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b78:	2300      	movs	r3, #0
}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3714      	adds	r7, #20
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr

08007b86 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b085      	sub	sp, #20
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68fa      	ldr	r2, [r7, #12]
 8007b9c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ba0:	f023 0303 	bic.w	r3, r3, #3
 8007ba4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bb4:	f043 0302 	orr.w	r3, r3, #2
 8007bb8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	68fa      	ldr	r2, [r7, #12]
 8007bdc:	4013      	ands	r3, r2
 8007bde:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007be0:	68fb      	ldr	r3, [r7, #12]
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b085      	sub	sp, #20
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c00:	699b      	ldr	r3, [r3, #24]
 8007c02:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c0a:	69db      	ldr	r3, [r3, #28]
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	4013      	ands	r3, r2
 8007c10:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	0c1b      	lsrs	r3, r3, #16
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3714      	adds	r7, #20
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b085      	sub	sp, #20
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c34:	699b      	ldr	r3, [r3, #24]
 8007c36:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c3e:	69db      	ldr	r3, [r3, #28]
 8007c40:	68ba      	ldr	r2, [r7, #8]
 8007c42:	4013      	ands	r3, r2
 8007c44:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	b29b      	uxth	r3, r3
}
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	3714      	adds	r7, #20
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c54:	4770      	bx	lr

08007c56 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007c56:	b480      	push	{r7}
 8007c58:	b085      	sub	sp, #20
 8007c5a:	af00      	add	r7, sp, #0
 8007c5c:	6078      	str	r0, [r7, #4]
 8007c5e:	460b      	mov	r3, r1
 8007c60:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007c66:	78fb      	ldrb	r3, [r7, #3]
 8007c68:	015a      	lsls	r2, r3, #5
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	4413      	add	r3, r2
 8007c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	68ba      	ldr	r2, [r7, #8]
 8007c80:	4013      	ands	r3, r2
 8007c82:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c84:	68bb      	ldr	r3, [r7, #8]
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3714      	adds	r7, #20
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b087      	sub	sp, #28
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	6078      	str	r0, [r7, #4]
 8007c9a:	460b      	mov	r3, r1
 8007c9c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ca8:	691b      	ldr	r3, [r3, #16]
 8007caa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cb4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007cb6:	78fb      	ldrb	r3, [r7, #3]
 8007cb8:	f003 030f 	and.w	r3, r3, #15
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	fa22 f303 	lsr.w	r3, r2, r3
 8007cc2:	01db      	lsls	r3, r3, #7
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	693a      	ldr	r2, [r7, #16]
 8007cc8:	4313      	orrs	r3, r2
 8007cca:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ccc:	78fb      	ldrb	r3, [r7, #3]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	697b      	ldr	r3, [r7, #20]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd8:	689b      	ldr	r3, [r3, #8]
 8007cda:	693a      	ldr	r2, [r7, #16]
 8007cdc:	4013      	ands	r3, r2
 8007cde:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007ce0:	68bb      	ldr	r3, [r7, #8]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	371c      	adds	r7, #28
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr

08007cee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b083      	sub	sp, #12
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	695b      	ldr	r3, [r3, #20]
 8007cfa:	f003 0301 	and.w	r3, r3, #1
}
 8007cfe:	4618      	mov	r0, r3
 8007d00:	370c      	adds	r7, #12
 8007d02:	46bd      	mov	sp, r7
 8007d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d08:	4770      	bx	lr
	...

08007d0c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b085      	sub	sp, #20
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d26:	4619      	mov	r1, r3
 8007d28:	4b09      	ldr	r3, [pc, #36]	@ (8007d50 <USB_ActivateSetup+0x44>)
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007d3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d42:	2300      	movs	r3, #0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3714      	adds	r7, #20
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr
 8007d50:	fffff800 	.word	0xfffff800

08007d54 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	607a      	str	r2, [r7, #4]
 8007d60:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	333c      	adds	r3, #60	@ 0x3c
 8007d6a:	3304      	adds	r3, #4
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007d70:	693b      	ldr	r3, [r7, #16]
 8007d72:	4a26      	ldr	r2, [pc, #152]	@ (8007e0c <USB_EP0_OutStart+0xb8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d90a      	bls.n	8007d8e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d78:	697b      	ldr	r3, [r7, #20]
 8007d7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d88:	d101      	bne.n	8007d8e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	e037      	b.n	8007dfe <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007d8e:	697b      	ldr	r3, [r7, #20]
 8007d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d94:	461a      	mov	r2, r3
 8007d96:	2300      	movs	r3, #0
 8007d98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d9a:	697b      	ldr	r3, [r7, #20]
 8007d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	697a      	ldr	r2, [r7, #20]
 8007da4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007da8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007dac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007db4:	691b      	ldr	r3, [r3, #16]
 8007db6:	697a      	ldr	r2, [r7, #20]
 8007db8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dbc:	f043 0318 	orr.w	r3, r3, #24
 8007dc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dd0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8007dd4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007dd6:	7afb      	ldrb	r3, [r7, #11]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d10f      	bne.n	8007dfc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007de2:	461a      	mov	r2, r3
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007df6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007dfa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007dfc:	2300      	movs	r3, #0
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	371c      	adds	r7, #28
 8007e02:	46bd      	mov	sp, r7
 8007e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop
 8007e0c:	4f54300a 	.word	0x4f54300a

08007e10 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b085      	sub	sp, #20
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e28:	d901      	bls.n	8007e2e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	e022      	b.n	8007e74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	691b      	ldr	r3, [r3, #16]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	daf2      	bge.n	8007e1c <USB_CoreReset+0xc>

  count = 10U;
 8007e36:	230a      	movs	r3, #10
 8007e38:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007e3a:	e002      	b.n	8007e42 <USB_CoreReset+0x32>
  {
    count--;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3b01      	subs	r3, #1
 8007e40:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1f9      	bne.n	8007e3c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	f043 0201 	orr.w	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	3301      	adds	r3, #1
 8007e58:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e60:	d901      	bls.n	8007e66 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8007e62:	2303      	movs	r3, #3
 8007e64:	e006      	b.n	8007e74 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	691b      	ldr	r3, [r3, #16]
 8007e6a:	f003 0301 	and.w	r3, r3, #1
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d0f0      	beq.n	8007e54 <USB_CoreReset+0x44>

  return HAL_OK;
 8007e72:	2300      	movs	r3, #0
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007e84:	4904      	ldr	r1, [pc, #16]	@ (8007e98 <MX_FATFS_Init+0x18>)
 8007e86:	4805      	ldr	r0, [pc, #20]	@ (8007e9c <MX_FATFS_Init+0x1c>)
 8007e88:	f000 f8b0 	bl	8007fec <FATFS_LinkDriver>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	461a      	mov	r2, r3
 8007e90:	4b03      	ldr	r3, [pc, #12]	@ (8007ea0 <MX_FATFS_Init+0x20>)
 8007e92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007e94:	bf00      	nop
 8007e96:	bd80      	pop	{r7, pc}
 8007e98:	20000358 	.word	0x20000358
 8007e9c:	2000002c 	.word	0x2000002c
 8007ea0:	20000354 	.word	0x20000354

08007ea4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	4603      	mov	r3, r0
 8007eac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8007eae:	4b06      	ldr	r3, [pc, #24]	@ (8007ec8 <USER_initialize+0x24>)
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007eb4:	4b04      	ldr	r3, [pc, #16]	@ (8007ec8 <USER_initialize+0x24>)
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	370c      	adds	r7, #12
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	20000029 	.word	0x20000029

08007ecc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8007ed6:	4b06      	ldr	r3, [pc, #24]	@ (8007ef0 <USER_status+0x24>)
 8007ed8:	2201      	movs	r2, #1
 8007eda:	701a      	strb	r2, [r3, #0]
    return Stat;
 8007edc:	4b04      	ldr	r3, [pc, #16]	@ (8007ef0 <USER_status+0x24>)
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	370c      	adds	r7, #12
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eec:	4770      	bx	lr
 8007eee:	bf00      	nop
 8007ef0:	20000029 	.word	0x20000029

08007ef4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b085      	sub	sp, #20
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60b9      	str	r1, [r7, #8]
 8007efc:	607a      	str	r2, [r7, #4]
 8007efe:	603b      	str	r3, [r7, #0]
 8007f00:	4603      	mov	r3, r0
 8007f02:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8007f04:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8007f06:	4618      	mov	r0, r3
 8007f08:	3714      	adds	r7, #20
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr

08007f12 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b085      	sub	sp, #20
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	60b9      	str	r1, [r7, #8]
 8007f1a:	607a      	str	r2, [r7, #4]
 8007f1c:	603b      	str	r3, [r7, #0]
 8007f1e:	4603      	mov	r3, r0
 8007f20:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8007f22:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	603a      	str	r2, [r7, #0]
 8007f3a:	71fb      	strb	r3, [r7, #7]
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8007f40:	2301      	movs	r3, #1
 8007f42:	73fb      	strb	r3, [r7, #15]
    return res;
 8007f44:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8007f46:	4618      	mov	r0, r3
 8007f48:	3714      	adds	r7, #20
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
	...

08007f54 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b087      	sub	sp, #28
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	60f8      	str	r0, [r7, #12]
 8007f5c:	60b9      	str	r1, [r7, #8]
 8007f5e:	4613      	mov	r3, r2
 8007f60:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8007f62:	2301      	movs	r3, #1
 8007f64:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8007f66:	2300      	movs	r3, #0
 8007f68:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8007f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f6c:	7a5b      	ldrb	r3, [r3, #9]
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d131      	bne.n	8007fd8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8007f74:	4b1c      	ldr	r3, [pc, #112]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f76:	7a5b      	ldrb	r3, [r3, #9]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f7e:	2100      	movs	r1, #0
 8007f80:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8007f82:	4b19      	ldr	r3, [pc, #100]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f84:	7a5b      	ldrb	r3, [r3, #9]
 8007f86:	b2db      	uxtb	r3, r3
 8007f88:	4a17      	ldr	r2, [pc, #92]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f8a:	009b      	lsls	r3, r3, #2
 8007f8c:	4413      	add	r3, r2
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8007f92:	4b15      	ldr	r3, [pc, #84]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f94:	7a5b      	ldrb	r3, [r3, #9]
 8007f96:	b2db      	uxtb	r3, r3
 8007f98:	461a      	mov	r2, r3
 8007f9a:	4b13      	ldr	r3, [pc, #76]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007f9c:	4413      	add	r3, r2
 8007f9e:	79fa      	ldrb	r2, [r7, #7]
 8007fa0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8007fa2:	4b11      	ldr	r3, [pc, #68]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007fa4:	7a5b      	ldrb	r3, [r3, #9]
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	1c5a      	adds	r2, r3, #1
 8007faa:	b2d1      	uxtb	r1, r2
 8007fac:	4a0e      	ldr	r2, [pc, #56]	@ (8007fe8 <FATFS_LinkDriverEx+0x94>)
 8007fae:	7251      	strb	r1, [r2, #9]
 8007fb0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8007fb2:	7dbb      	ldrb	r3, [r7, #22]
 8007fb4:	3330      	adds	r3, #48	@ 0x30
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	223a      	movs	r2, #58	@ 0x3a
 8007fc2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	3302      	adds	r3, #2
 8007fc8:	222f      	movs	r2, #47	@ 0x2f
 8007fca:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	3303      	adds	r3, #3
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8007fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	371c      	adds	r7, #28
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr
 8007fe6:	bf00      	nop
 8007fe8:	2000035c 	.word	0x2000035c

08007fec <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b082      	sub	sp, #8
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f7ff ffaa 	bl	8007f54 <FATFS_LinkDriverEx>
 8008000:	4603      	mov	r3, r0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3708      	adds	r7, #8
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
	...

0800800c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
 8008014:	460b      	mov	r3, r1
 8008016:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008018:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800801c:	f002 fdd0 	bl	800abc0 <malloc>
 8008020:	4603      	mov	r3, r0
 8008022:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d109      	bne.n	800803e <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	32b0      	adds	r2, #176	@ 0xb0
 8008034:	2100      	movs	r1, #0
 8008036:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800803a:	2302      	movs	r3, #2
 800803c:	e0d4      	b.n	80081e8 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800803e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008042:	2100      	movs	r1, #0
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f002 ffbd 	bl	800afc4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	32b0      	adds	r2, #176	@ 0xb0
 8008054:	68f9      	ldr	r1, [r7, #12]
 8008056:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	32b0      	adds	r2, #176	@ 0xb0
 8008064:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	7c1b      	ldrb	r3, [r3, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d138      	bne.n	80080e8 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008076:	4b5e      	ldr	r3, [pc, #376]	@ (80081f0 <USBD_CDC_Init+0x1e4>)
 8008078:	7819      	ldrb	r1, [r3, #0]
 800807a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800807e:	2202      	movs	r2, #2
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f002 fbdc 	bl	800a83e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008086:	4b5a      	ldr	r3, [pc, #360]	@ (80081f0 <USBD_CDC_Init+0x1e4>)
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	f003 020f 	and.w	r2, r3, #15
 800808e:	6879      	ldr	r1, [r7, #4]
 8008090:	4613      	mov	r3, r2
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	4413      	add	r3, r2
 8008096:	009b      	lsls	r3, r3, #2
 8008098:	440b      	add	r3, r1
 800809a:	3323      	adds	r3, #35	@ 0x23
 800809c:	2201      	movs	r2, #1
 800809e:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80080a0:	4b54      	ldr	r3, [pc, #336]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 80080a2:	7819      	ldrb	r1, [r3, #0]
 80080a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080a8:	2202      	movs	r2, #2
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f002 fbc7 	bl	800a83e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80080b0:	4b50      	ldr	r3, [pc, #320]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 80080b2:	781b      	ldrb	r3, [r3, #0]
 80080b4:	f003 020f 	and.w	r2, r3, #15
 80080b8:	6879      	ldr	r1, [r7, #4]
 80080ba:	4613      	mov	r3, r2
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	4413      	add	r3, r2
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	440b      	add	r3, r1
 80080c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80080c8:	2201      	movs	r2, #1
 80080ca:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80080cc:	4b4a      	ldr	r3, [pc, #296]	@ (80081f8 <USBD_CDC_Init+0x1ec>)
 80080ce:	781b      	ldrb	r3, [r3, #0]
 80080d0:	f003 020f 	and.w	r2, r3, #15
 80080d4:	6879      	ldr	r1, [r7, #4]
 80080d6:	4613      	mov	r3, r2
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	4413      	add	r3, r2
 80080dc:	009b      	lsls	r3, r3, #2
 80080de:	440b      	add	r3, r1
 80080e0:	331c      	adds	r3, #28
 80080e2:	2210      	movs	r2, #16
 80080e4:	601a      	str	r2, [r3, #0]
 80080e6:	e035      	b.n	8008154 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80080e8:	4b41      	ldr	r3, [pc, #260]	@ (80081f0 <USBD_CDC_Init+0x1e4>)
 80080ea:	7819      	ldrb	r1, [r3, #0]
 80080ec:	2340      	movs	r3, #64	@ 0x40
 80080ee:	2202      	movs	r2, #2
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f002 fba4 	bl	800a83e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80080f6:	4b3e      	ldr	r3, [pc, #248]	@ (80081f0 <USBD_CDC_Init+0x1e4>)
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	f003 020f 	and.w	r2, r3, #15
 80080fe:	6879      	ldr	r1, [r7, #4]
 8008100:	4613      	mov	r3, r2
 8008102:	009b      	lsls	r3, r3, #2
 8008104:	4413      	add	r3, r2
 8008106:	009b      	lsls	r3, r3, #2
 8008108:	440b      	add	r3, r1
 800810a:	3323      	adds	r3, #35	@ 0x23
 800810c:	2201      	movs	r2, #1
 800810e:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008110:	4b38      	ldr	r3, [pc, #224]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 8008112:	7819      	ldrb	r1, [r3, #0]
 8008114:	2340      	movs	r3, #64	@ 0x40
 8008116:	2202      	movs	r2, #2
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f002 fb90 	bl	800a83e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800811e:	4b35      	ldr	r3, [pc, #212]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	f003 020f 	and.w	r2, r3, #15
 8008126:	6879      	ldr	r1, [r7, #4]
 8008128:	4613      	mov	r3, r2
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	440b      	add	r3, r1
 8008132:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008136:	2201      	movs	r2, #1
 8008138:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800813a:	4b2f      	ldr	r3, [pc, #188]	@ (80081f8 <USBD_CDC_Init+0x1ec>)
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	f003 020f 	and.w	r2, r3, #15
 8008142:	6879      	ldr	r1, [r7, #4]
 8008144:	4613      	mov	r3, r2
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	4413      	add	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	440b      	add	r3, r1
 800814e:	331c      	adds	r3, #28
 8008150:	2210      	movs	r2, #16
 8008152:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008154:	4b28      	ldr	r3, [pc, #160]	@ (80081f8 <USBD_CDC_Init+0x1ec>)
 8008156:	7819      	ldrb	r1, [r3, #0]
 8008158:	2308      	movs	r3, #8
 800815a:	2203      	movs	r2, #3
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f002 fb6e 	bl	800a83e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008162:	4b25      	ldr	r3, [pc, #148]	@ (80081f8 <USBD_CDC_Init+0x1ec>)
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	f003 020f 	and.w	r2, r3, #15
 800816a:	6879      	ldr	r1, [r7, #4]
 800816c:	4613      	mov	r3, r2
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	440b      	add	r3, r1
 8008176:	3323      	adds	r3, #35	@ 0x23
 8008178:	2201      	movs	r2, #1
 800817a:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2200      	movs	r2, #0
 8008180:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800818a:	687a      	ldr	r2, [r7, #4]
 800818c:	33b0      	adds	r3, #176	@ 0xb0
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80081b2:	2302      	movs	r3, #2
 80081b4:	e018      	b.n	80081e8 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	7c1b      	ldrb	r3, [r3, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d10a      	bne.n	80081d4 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80081be:	4b0d      	ldr	r3, [pc, #52]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 80081c0:	7819      	ldrb	r1, [r3, #0]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80081c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f002 fc25 	bl	800aa1c <USBD_LL_PrepareReceive>
 80081d2:	e008      	b.n	80081e6 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80081d4:	4b07      	ldr	r3, [pc, #28]	@ (80081f4 <USBD_CDC_Init+0x1e8>)
 80081d6:	7819      	ldrb	r1, [r3, #0]
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80081de:	2340      	movs	r3, #64	@ 0x40
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f002 fc1b 	bl	800aa1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80081e6:	2300      	movs	r3, #0
}
 80081e8:	4618      	mov	r0, r3
 80081ea:	3710      	adds	r7, #16
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	200000c7 	.word	0x200000c7
 80081f4:	200000c8 	.word	0x200000c8
 80081f8:	200000c9 	.word	0x200000c9

080081fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b082      	sub	sp, #8
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	460b      	mov	r3, r1
 8008206:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008208:	4b3a      	ldr	r3, [pc, #232]	@ (80082f4 <USBD_CDC_DeInit+0xf8>)
 800820a:	781b      	ldrb	r3, [r3, #0]
 800820c:	4619      	mov	r1, r3
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f002 fb3b 	bl	800a88a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008214:	4b37      	ldr	r3, [pc, #220]	@ (80082f4 <USBD_CDC_DeInit+0xf8>)
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	f003 020f 	and.w	r2, r3, #15
 800821c:	6879      	ldr	r1, [r7, #4]
 800821e:	4613      	mov	r3, r2
 8008220:	009b      	lsls	r3, r3, #2
 8008222:	4413      	add	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	440b      	add	r3, r1
 8008228:	3323      	adds	r3, #35	@ 0x23
 800822a:	2200      	movs	r2, #0
 800822c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800822e:	4b32      	ldr	r3, [pc, #200]	@ (80082f8 <USBD_CDC_DeInit+0xfc>)
 8008230:	781b      	ldrb	r3, [r3, #0]
 8008232:	4619      	mov	r1, r3
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f002 fb28 	bl	800a88a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800823a:	4b2f      	ldr	r3, [pc, #188]	@ (80082f8 <USBD_CDC_DeInit+0xfc>)
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	f003 020f 	and.w	r2, r3, #15
 8008242:	6879      	ldr	r1, [r7, #4]
 8008244:	4613      	mov	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	4413      	add	r3, r2
 800824a:	009b      	lsls	r3, r3, #2
 800824c:	440b      	add	r3, r1
 800824e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008252:	2200      	movs	r2, #0
 8008254:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008256:	4b29      	ldr	r3, [pc, #164]	@ (80082fc <USBD_CDC_DeInit+0x100>)
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	4619      	mov	r1, r3
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f002 fb14 	bl	800a88a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008262:	4b26      	ldr	r3, [pc, #152]	@ (80082fc <USBD_CDC_DeInit+0x100>)
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	f003 020f 	and.w	r2, r3, #15
 800826a:	6879      	ldr	r1, [r7, #4]
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	440b      	add	r3, r1
 8008276:	3323      	adds	r3, #35	@ 0x23
 8008278:	2200      	movs	r2, #0
 800827a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800827c:	4b1f      	ldr	r3, [pc, #124]	@ (80082fc <USBD_CDC_DeInit+0x100>)
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	f003 020f 	and.w	r2, r3, #15
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	4613      	mov	r3, r2
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	4413      	add	r3, r2
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	440b      	add	r3, r1
 8008290:	331c      	adds	r3, #28
 8008292:	2200      	movs	r2, #0
 8008294:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	32b0      	adds	r2, #176	@ 0xb0
 80082a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d01f      	beq.n	80082e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80082ae:	687a      	ldr	r2, [r7, #4]
 80082b0:	33b0      	adds	r3, #176	@ 0xb0
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	4413      	add	r3, r2
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	32b0      	adds	r2, #176	@ 0xb0
 80082c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ca:	4618      	mov	r0, r3
 80082cc:	f002 fc80 	bl	800abd0 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	32b0      	adds	r2, #176	@ 0xb0
 80082da:	2100      	movs	r1, #0
 80082dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80082e8:	2300      	movs	r3, #0
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3708      	adds	r7, #8
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}
 80082f2:	bf00      	nop
 80082f4:	200000c7 	.word	0x200000c7
 80082f8:	200000c8 	.word	0x200000c8
 80082fc:	200000c9 	.word	0x200000c9

08008300 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b086      	sub	sp, #24
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	32b0      	adds	r2, #176	@ 0xb0
 8008314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008318:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800831e:	2300      	movs	r3, #0
 8008320:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008322:	2300      	movs	r3, #0
 8008324:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008326:	693b      	ldr	r3, [r7, #16]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d101      	bne.n	8008330 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800832c:	2303      	movs	r3, #3
 800832e:	e0bf      	b.n	80084b0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	781b      	ldrb	r3, [r3, #0]
 8008334:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008338:	2b00      	cmp	r3, #0
 800833a:	d050      	beq.n	80083de <USBD_CDC_Setup+0xde>
 800833c:	2b20      	cmp	r3, #32
 800833e:	f040 80af 	bne.w	80084a0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	88db      	ldrh	r3, [r3, #6]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d03a      	beq.n	80083c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	781b      	ldrb	r3, [r3, #0]
 800834e:	b25b      	sxtb	r3, r3
 8008350:	2b00      	cmp	r3, #0
 8008352:	da1b      	bge.n	800838c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	33b0      	adds	r3, #176	@ 0xb0
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	683a      	ldr	r2, [r7, #0]
 8008368:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800836a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800836c:	683a      	ldr	r2, [r7, #0]
 800836e:	88d2      	ldrh	r2, [r2, #6]
 8008370:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	88db      	ldrh	r3, [r3, #6]
 8008376:	2b07      	cmp	r3, #7
 8008378:	bf28      	it	cs
 800837a:	2307      	movcs	r3, #7
 800837c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	89fa      	ldrh	r2, [r7, #14]
 8008382:	4619      	mov	r1, r3
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f001 fdd3 	bl	8009f30 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800838a:	e090      	b.n	80084ae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	785a      	ldrb	r2, [r3, #1]
 8008390:	693b      	ldr	r3, [r7, #16]
 8008392:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	88db      	ldrh	r3, [r3, #6]
 800839a:	2b3f      	cmp	r3, #63	@ 0x3f
 800839c:	d803      	bhi.n	80083a6 <USBD_CDC_Setup+0xa6>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	88db      	ldrh	r3, [r3, #6]
 80083a2:	b2da      	uxtb	r2, r3
 80083a4:	e000      	b.n	80083a8 <USBD_CDC_Setup+0xa8>
 80083a6:	2240      	movs	r2, #64	@ 0x40
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80083ae:	6939      	ldr	r1, [r7, #16]
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80083b6:	461a      	mov	r2, r3
 80083b8:	6878      	ldr	r0, [r7, #4]
 80083ba:	f001 fde8 	bl	8009f8e <USBD_CtlPrepareRx>
      break;
 80083be:	e076      	b.n	80084ae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	33b0      	adds	r3, #176	@ 0xb0
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	683a      	ldr	r2, [r7, #0]
 80083d4:	7850      	ldrb	r0, [r2, #1]
 80083d6:	2200      	movs	r2, #0
 80083d8:	6839      	ldr	r1, [r7, #0]
 80083da:	4798      	blx	r3
      break;
 80083dc:	e067      	b.n	80084ae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	785b      	ldrb	r3, [r3, #1]
 80083e2:	2b0b      	cmp	r3, #11
 80083e4:	d851      	bhi.n	800848a <USBD_CDC_Setup+0x18a>
 80083e6:	a201      	add	r2, pc, #4	@ (adr r2, 80083ec <USBD_CDC_Setup+0xec>)
 80083e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ec:	0800841d 	.word	0x0800841d
 80083f0:	08008499 	.word	0x08008499
 80083f4:	0800848b 	.word	0x0800848b
 80083f8:	0800848b 	.word	0x0800848b
 80083fc:	0800848b 	.word	0x0800848b
 8008400:	0800848b 	.word	0x0800848b
 8008404:	0800848b 	.word	0x0800848b
 8008408:	0800848b 	.word	0x0800848b
 800840c:	0800848b 	.word	0x0800848b
 8008410:	0800848b 	.word	0x0800848b
 8008414:	08008447 	.word	0x08008447
 8008418:	08008471 	.word	0x08008471
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008422:	b2db      	uxtb	r3, r3
 8008424:	2b03      	cmp	r3, #3
 8008426:	d107      	bne.n	8008438 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008428:	f107 030a 	add.w	r3, r7, #10
 800842c:	2202      	movs	r2, #2
 800842e:	4619      	mov	r1, r3
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f001 fd7d 	bl	8009f30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008436:	e032      	b.n	800849e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008438:	6839      	ldr	r1, [r7, #0]
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	f001 fcfb 	bl	8009e36 <USBD_CtlError>
            ret = USBD_FAIL;
 8008440:	2303      	movs	r3, #3
 8008442:	75fb      	strb	r3, [r7, #23]
          break;
 8008444:	e02b      	b.n	800849e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800844c:	b2db      	uxtb	r3, r3
 800844e:	2b03      	cmp	r3, #3
 8008450:	d107      	bne.n	8008462 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008452:	f107 030d 	add.w	r3, r7, #13
 8008456:	2201      	movs	r2, #1
 8008458:	4619      	mov	r1, r3
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f001 fd68 	bl	8009f30 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008460:	e01d      	b.n	800849e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008462:	6839      	ldr	r1, [r7, #0]
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f001 fce6 	bl	8009e36 <USBD_CtlError>
            ret = USBD_FAIL;
 800846a:	2303      	movs	r3, #3
 800846c:	75fb      	strb	r3, [r7, #23]
          break;
 800846e:	e016      	b.n	800849e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008476:	b2db      	uxtb	r3, r3
 8008478:	2b03      	cmp	r3, #3
 800847a:	d00f      	beq.n	800849c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800847c:	6839      	ldr	r1, [r7, #0]
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f001 fcd9 	bl	8009e36 <USBD_CtlError>
            ret = USBD_FAIL;
 8008484:	2303      	movs	r3, #3
 8008486:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008488:	e008      	b.n	800849c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800848a:	6839      	ldr	r1, [r7, #0]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f001 fcd2 	bl	8009e36 <USBD_CtlError>
          ret = USBD_FAIL;
 8008492:	2303      	movs	r3, #3
 8008494:	75fb      	strb	r3, [r7, #23]
          break;
 8008496:	e002      	b.n	800849e <USBD_CDC_Setup+0x19e>
          break;
 8008498:	bf00      	nop
 800849a:	e008      	b.n	80084ae <USBD_CDC_Setup+0x1ae>
          break;
 800849c:	bf00      	nop
      }
      break;
 800849e:	e006      	b.n	80084ae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80084a0:	6839      	ldr	r1, [r7, #0]
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f001 fcc7 	bl	8009e36 <USBD_CtlError>
      ret = USBD_FAIL;
 80084a8:	2303      	movs	r3, #3
 80084aa:	75fb      	strb	r3, [r7, #23]
      break;
 80084ac:	bf00      	nop
  }

  return (uint8_t)ret;
 80084ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3718      	adds	r7, #24
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
 80084c0:	460b      	mov	r3, r1
 80084c2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80084ca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	32b0      	adds	r2, #176	@ 0xb0
 80084d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d101      	bne.n	80084e2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80084de:	2303      	movs	r3, #3
 80084e0:	e065      	b.n	80085ae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	32b0      	adds	r2, #176	@ 0xb0
 80084ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084f0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80084f2:	78fb      	ldrb	r3, [r7, #3]
 80084f4:	f003 020f 	and.w	r2, r3, #15
 80084f8:	6879      	ldr	r1, [r7, #4]
 80084fa:	4613      	mov	r3, r2
 80084fc:	009b      	lsls	r3, r3, #2
 80084fe:	4413      	add	r3, r2
 8008500:	009b      	lsls	r3, r3, #2
 8008502:	440b      	add	r3, r1
 8008504:	3314      	adds	r3, #20
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d02f      	beq.n	800856c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800850c:	78fb      	ldrb	r3, [r7, #3]
 800850e:	f003 020f 	and.w	r2, r3, #15
 8008512:	6879      	ldr	r1, [r7, #4]
 8008514:	4613      	mov	r3, r2
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	440b      	add	r3, r1
 800851e:	3314      	adds	r3, #20
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	78fb      	ldrb	r3, [r7, #3]
 8008524:	f003 010f 	and.w	r1, r3, #15
 8008528:	68f8      	ldr	r0, [r7, #12]
 800852a:	460b      	mov	r3, r1
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	440b      	add	r3, r1
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	4403      	add	r3, r0
 8008534:	331c      	adds	r3, #28
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	fbb2 f1f3 	udiv	r1, r2, r3
 800853c:	fb01 f303 	mul.w	r3, r1, r3
 8008540:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008542:	2b00      	cmp	r3, #0
 8008544:	d112      	bne.n	800856c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008546:	78fb      	ldrb	r3, [r7, #3]
 8008548:	f003 020f 	and.w	r2, r3, #15
 800854c:	6879      	ldr	r1, [r7, #4]
 800854e:	4613      	mov	r3, r2
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	4413      	add	r3, r2
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	440b      	add	r3, r1
 8008558:	3314      	adds	r3, #20
 800855a:	2200      	movs	r2, #0
 800855c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800855e:	78f9      	ldrb	r1, [r7, #3]
 8008560:	2300      	movs	r3, #0
 8008562:	2200      	movs	r2, #0
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f002 fa38 	bl	800a9da <USBD_LL_Transmit>
 800856a:	e01f      	b.n	80085ac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2200      	movs	r2, #0
 8008570:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	33b0      	adds	r3, #176	@ 0xb0
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	4413      	add	r3, r2
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	691b      	ldr	r3, [r3, #16]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d010      	beq.n	80085ac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008590:	687a      	ldr	r2, [r7, #4]
 8008592:	33b0      	adds	r3, #176	@ 0xb0
 8008594:	009b      	lsls	r3, r3, #2
 8008596:	4413      	add	r3, r2
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	691b      	ldr	r3, [r3, #16]
 800859c:	68ba      	ldr	r2, [r7, #8]
 800859e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80085a8:	78fa      	ldrb	r2, [r7, #3]
 80085aa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b084      	sub	sp, #16
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
 80085be:	460b      	mov	r3, r1
 80085c0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	32b0      	adds	r2, #176	@ 0xb0
 80085cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085d0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	32b0      	adds	r2, #176	@ 0xb0
 80085dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d101      	bne.n	80085e8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80085e4:	2303      	movs	r3, #3
 80085e6:	e01a      	b.n	800861e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80085e8:	78fb      	ldrb	r3, [r7, #3]
 80085ea:	4619      	mov	r1, r3
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f002 fa36 	bl	800aa5e <USBD_LL_GetRxDataSize>
 80085f2:	4602      	mov	r2, r0
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008600:	687a      	ldr	r2, [r7, #4]
 8008602:	33b0      	adds	r3, #176	@ 0xb0
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008618:	4611      	mov	r1, r2
 800861a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3710      	adds	r7, #16
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008626:	b580      	push	{r7, lr}
 8008628:	b084      	sub	sp, #16
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	32b0      	adds	r2, #176	@ 0xb0
 8008638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800863c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008644:	2303      	movs	r3, #3
 8008646:	e024      	b.n	8008692 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	33b0      	adds	r3, #176	@ 0xb0
 8008652:	009b      	lsls	r3, r3, #2
 8008654:	4413      	add	r3, r2
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d019      	beq.n	8008690 <USBD_CDC_EP0_RxReady+0x6a>
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008662:	2bff      	cmp	r3, #255	@ 0xff
 8008664:	d014      	beq.n	8008690 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	33b0      	adds	r3, #176	@ 0xb0
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	4413      	add	r3, r2
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	68fa      	ldr	r2, [r7, #12]
 800867a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800867e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008686:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	22ff      	movs	r2, #255	@ 0xff
 800868c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
	...

0800869c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b086      	sub	sp, #24
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80086a4:	2182      	movs	r1, #130	@ 0x82
 80086a6:	4818      	ldr	r0, [pc, #96]	@ (8008708 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80086a8:	f000 fd62 	bl	8009170 <USBD_GetEpDesc>
 80086ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80086ae:	2101      	movs	r1, #1
 80086b0:	4815      	ldr	r0, [pc, #84]	@ (8008708 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80086b2:	f000 fd5d 	bl	8009170 <USBD_GetEpDesc>
 80086b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80086b8:	2181      	movs	r1, #129	@ 0x81
 80086ba:	4813      	ldr	r0, [pc, #76]	@ (8008708 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80086bc:	f000 fd58 	bl	8009170 <USBD_GetEpDesc>
 80086c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d002      	beq.n	80086ce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	2210      	movs	r2, #16
 80086cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d006      	beq.n	80086e2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80086d4:	693b      	ldr	r3, [r7, #16]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086dc:	711a      	strb	r2, [r3, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d006      	beq.n	80086f6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2200      	movs	r2, #0
 80086ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086f0:	711a      	strb	r2, [r3, #4]
 80086f2:	2200      	movs	r2, #0
 80086f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2243      	movs	r2, #67	@ 0x43
 80086fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80086fc:	4b02      	ldr	r3, [pc, #8]	@ (8008708 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80086fe:	4618      	mov	r0, r3
 8008700:	3718      	adds	r7, #24
 8008702:	46bd      	mov	sp, r7
 8008704:	bd80      	pop	{r7, pc}
 8008706:	bf00      	nop
 8008708:	20000084 	.word	0x20000084

0800870c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008714:	2182      	movs	r1, #130	@ 0x82
 8008716:	4818      	ldr	r0, [pc, #96]	@ (8008778 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008718:	f000 fd2a 	bl	8009170 <USBD_GetEpDesc>
 800871c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800871e:	2101      	movs	r1, #1
 8008720:	4815      	ldr	r0, [pc, #84]	@ (8008778 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008722:	f000 fd25 	bl	8009170 <USBD_GetEpDesc>
 8008726:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008728:	2181      	movs	r1, #129	@ 0x81
 800872a:	4813      	ldr	r0, [pc, #76]	@ (8008778 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800872c:	f000 fd20 	bl	8009170 <USBD_GetEpDesc>
 8008730:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d002      	beq.n	800873e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	2210      	movs	r2, #16
 800873c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d006      	beq.n	8008752 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	2200      	movs	r2, #0
 8008748:	711a      	strb	r2, [r3, #4]
 800874a:	2200      	movs	r2, #0
 800874c:	f042 0202 	orr.w	r2, r2, #2
 8008750:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d006      	beq.n	8008766 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	2200      	movs	r2, #0
 800875c:	711a      	strb	r2, [r3, #4]
 800875e:	2200      	movs	r2, #0
 8008760:	f042 0202 	orr.w	r2, r2, #2
 8008764:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2243      	movs	r2, #67	@ 0x43
 800876a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800876c:	4b02      	ldr	r3, [pc, #8]	@ (8008778 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800876e:	4618      	mov	r0, r3
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}
 8008776:	bf00      	nop
 8008778:	20000084 	.word	0x20000084

0800877c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008784:	2182      	movs	r1, #130	@ 0x82
 8008786:	4818      	ldr	r0, [pc, #96]	@ (80087e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008788:	f000 fcf2 	bl	8009170 <USBD_GetEpDesc>
 800878c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800878e:	2101      	movs	r1, #1
 8008790:	4815      	ldr	r0, [pc, #84]	@ (80087e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008792:	f000 fced 	bl	8009170 <USBD_GetEpDesc>
 8008796:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008798:	2181      	movs	r1, #129	@ 0x81
 800879a:	4813      	ldr	r0, [pc, #76]	@ (80087e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800879c:	f000 fce8 	bl	8009170 <USBD_GetEpDesc>
 80087a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d002      	beq.n	80087ae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80087a8:	697b      	ldr	r3, [r7, #20]
 80087aa:	2210      	movs	r2, #16
 80087ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d006      	beq.n	80087c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087bc:	711a      	strb	r2, [r3, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d006      	beq.n	80087d6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087d0:	711a      	strb	r2, [r3, #4]
 80087d2:	2200      	movs	r2, #0
 80087d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2243      	movs	r2, #67	@ 0x43
 80087da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80087dc:	4b02      	ldr	r3, [pc, #8]	@ (80087e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3718      	adds	r7, #24
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	20000084 	.word	0x20000084

080087ec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80087ec:	b480      	push	{r7}
 80087ee:	b083      	sub	sp, #12
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	220a      	movs	r2, #10
 80087f8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80087fa:	4b03      	ldr	r3, [pc, #12]	@ (8008808 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	20000040 	.word	0x20000040

0800880c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d101      	bne.n	8008820 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800881c:	2303      	movs	r3, #3
 800881e:	e009      	b.n	8008834 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	33b0      	adds	r3, #176	@ 0xb0
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	683a      	ldr	r2, [r7, #0]
 8008830:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008832:	2300      	movs	r3, #0
}
 8008834:	4618      	mov	r0, r3
 8008836:	370c      	adds	r7, #12
 8008838:	46bd      	mov	sp, r7
 800883a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883e:	4770      	bx	lr

08008840 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008840:	b480      	push	{r7}
 8008842:	b087      	sub	sp, #28
 8008844:	af00      	add	r7, sp, #0
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	32b0      	adds	r2, #176	@ 0xb0
 8008856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800885a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008862:	2303      	movs	r3, #3
 8008864:	e008      	b.n	8008878 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	68ba      	ldr	r2, [r7, #8]
 800886a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	371c      	adds	r7, #28
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008884:	b480      	push	{r7}
 8008886:	b085      	sub	sp, #20
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	32b0      	adds	r2, #176	@ 0xb0
 8008898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800889c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d101      	bne.n	80088a8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80088a4:	2303      	movs	r3, #3
 80088a6:	e004      	b.n	80088b2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	683a      	ldr	r2, [r7, #0]
 80088ac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80088b0:	2300      	movs	r3, #0
}
 80088b2:	4618      	mov	r0, r3
 80088b4:	3714      	adds	r7, #20
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr
	...

080088c0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b084      	sub	sp, #16
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	32b0      	adds	r2, #176	@ 0xb0
 80088d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088d6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80088d8:	2301      	movs	r3, #1
 80088da:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d101      	bne.n	80088e6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80088e2:	2303      	movs	r3, #3
 80088e4:	e025      	b.n	8008932 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d11f      	bne.n	8008930 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	2201      	movs	r2, #1
 80088f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80088f8:	4b10      	ldr	r3, [pc, #64]	@ (800893c <USBD_CDC_TransmitPacket+0x7c>)
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	f003 020f 	and.w	r2, r3, #15
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	4613      	mov	r3, r2
 800890a:	009b      	lsls	r3, r3, #2
 800890c:	4413      	add	r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	4403      	add	r3, r0
 8008912:	3314      	adds	r3, #20
 8008914:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008916:	4b09      	ldr	r3, [pc, #36]	@ (800893c <USBD_CDC_TransmitPacket+0x7c>)
 8008918:	7819      	ldrb	r1, [r3, #0]
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f002 f857 	bl	800a9da <USBD_LL_Transmit>

    ret = USBD_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008930:	7bfb      	ldrb	r3, [r7, #15]
}
 8008932:	4618      	mov	r0, r3
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}
 800893a:	bf00      	nop
 800893c:	200000c7 	.word	0x200000c7

08008940 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008940:	b580      	push	{r7, lr}
 8008942:	b084      	sub	sp, #16
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	32b0      	adds	r2, #176	@ 0xb0
 8008952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008956:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	32b0      	adds	r2, #176	@ 0xb0
 8008962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d101      	bne.n	800896e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800896a:	2303      	movs	r3, #3
 800896c:	e018      	b.n	80089a0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	7c1b      	ldrb	r3, [r3, #16]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10a      	bne.n	800898c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008976:	4b0c      	ldr	r3, [pc, #48]	@ (80089a8 <USBD_CDC_ReceivePacket+0x68>)
 8008978:	7819      	ldrb	r1, [r3, #0]
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008984:	6878      	ldr	r0, [r7, #4]
 8008986:	f002 f849 	bl	800aa1c <USBD_LL_PrepareReceive>
 800898a:	e008      	b.n	800899e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800898c:	4b06      	ldr	r3, [pc, #24]	@ (80089a8 <USBD_CDC_ReceivePacket+0x68>)
 800898e:	7819      	ldrb	r1, [r3, #0]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008996:	2340      	movs	r3, #64	@ 0x40
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f002 f83f 	bl	800aa1c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}
 80089a8:	200000c8 	.word	0x200000c8

080089ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b086      	sub	sp, #24
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	4613      	mov	r3, r2
 80089b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d101      	bne.n	80089c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e01f      	b.n	8008a04 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2200      	movs	r2, #0
 80089c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	2200      	movs	r2, #0
 80089d0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d003      	beq.n	80089ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	68ba      	ldr	r2, [r7, #8]
 80089e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2201      	movs	r2, #1
 80089ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	79fa      	ldrb	r2, [r7, #7]
 80089f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80089f8:	68f8      	ldr	r0, [r7, #12]
 80089fa:	f001 feb5 	bl	800a768 <USBD_LL_Init>
 80089fe:	4603      	mov	r3, r0
 8008a00:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008a02:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3718      	adds	r7, #24
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b084      	sub	sp, #16
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008a16:	2300      	movs	r3, #0
 8008a18:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d101      	bne.n	8008a24 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008a20:	2303      	movs	r3, #3
 8008a22:	e025      	b.n	8008a70 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	32ae      	adds	r2, #174	@ 0xae
 8008a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d00f      	beq.n	8008a60 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	32ae      	adds	r2, #174	@ 0xae
 8008a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a50:	f107 020e 	add.w	r2, r7, #14
 8008a54:	4610      	mov	r0, r2
 8008a56:	4798      	blx	r3
 8008a58:	4602      	mov	r2, r0
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008a66:	1c5a      	adds	r2, r3, #1
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008a6e:	2300      	movs	r3, #0
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3710      	adds	r7, #16
 8008a74:	46bd      	mov	sp, r7
 8008a76:	bd80      	pop	{r7, pc}

08008a78 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008a80:	6878      	ldr	r0, [r7, #4]
 8008a82:	f001 fec1 	bl	800a808 <USBD_LL_Start>
 8008a86:	4603      	mov	r3, r0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b083      	sub	sp, #12
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008a98:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	370c      	adds	r7, #12
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr

08008aa6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008aa6:	b580      	push	{r7, lr}
 8008aa8:	b084      	sub	sp, #16
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	6078      	str	r0, [r7, #4]
 8008aae:	460b      	mov	r3, r1
 8008ab0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d009      	beq.n	8008ad4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	78fa      	ldrb	r2, [r7, #3]
 8008aca:	4611      	mov	r1, r2
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	4798      	blx	r3
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}

08008ade <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ade:	b580      	push	{r7, lr}
 8008ae0:	b084      	sub	sp, #16
 8008ae2:	af00      	add	r7, sp, #0
 8008ae4:	6078      	str	r0, [r7, #4]
 8008ae6:	460b      	mov	r3, r1
 8008ae8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	78fa      	ldrb	r2, [r7, #3]
 8008af8:	4611      	mov	r1, r2
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	4798      	blx	r3
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008b04:	2303      	movs	r3, #3
 8008b06:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008b08:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008b12:	b580      	push	{r7, lr}
 8008b14:	b084      	sub	sp, #16
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
 8008b1a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b22:	6839      	ldr	r1, [r7, #0]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f001 f94c 	bl	8009dc2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2201      	movs	r2, #1
 8008b2e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008b38:	461a      	mov	r2, r3
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008b46:	f003 031f 	and.w	r3, r3, #31
 8008b4a:	2b02      	cmp	r3, #2
 8008b4c:	d01a      	beq.n	8008b84 <USBD_LL_SetupStage+0x72>
 8008b4e:	2b02      	cmp	r3, #2
 8008b50:	d822      	bhi.n	8008b98 <USBD_LL_SetupStage+0x86>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d002      	beq.n	8008b5c <USBD_LL_SetupStage+0x4a>
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d00a      	beq.n	8008b70 <USBD_LL_SetupStage+0x5e>
 8008b5a:	e01d      	b.n	8008b98 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b62:	4619      	mov	r1, r3
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 fb77 	bl	8009258 <USBD_StdDevReq>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	73fb      	strb	r3, [r7, #15]
      break;
 8008b6e:	e020      	b.n	8008bb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b76:	4619      	mov	r1, r3
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 fbdf 	bl	800933c <USBD_StdItfReq>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	73fb      	strb	r3, [r7, #15]
      break;
 8008b82:	e016      	b.n	8008bb2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008b8a:	4619      	mov	r1, r3
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f000 fc41 	bl	8009414 <USBD_StdEPReq>
 8008b92:	4603      	mov	r3, r0
 8008b94:	73fb      	strb	r3, [r7, #15]
      break;
 8008b96:	e00c      	b.n	8008bb2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008b9e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	4619      	mov	r1, r3
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f001 fe8e 	bl	800a8c8 <USBD_LL_StallEP>
 8008bac:	4603      	mov	r3, r0
 8008bae:	73fb      	strb	r3, [r7, #15]
      break;
 8008bb0:	bf00      	nop
  }

  return ret;
 8008bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3710      	adds	r7, #16
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	bd80      	pop	{r7, pc}

08008bbc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	460b      	mov	r3, r1
 8008bc6:	607a      	str	r2, [r7, #4]
 8008bc8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008bca:	2300      	movs	r3, #0
 8008bcc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008bce:	7afb      	ldrb	r3, [r7, #11]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d177      	bne.n	8008cc4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008bda:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	f040 80a1 	bne.w	8008d2a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	685b      	ldr	r3, [r3, #4]
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	8992      	ldrh	r2, [r2, #12]
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d91c      	bls.n	8008c2e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	685b      	ldr	r3, [r3, #4]
 8008bf8:	693a      	ldr	r2, [r7, #16]
 8008bfa:	8992      	ldrh	r2, [r2, #12]
 8008bfc:	1a9a      	subs	r2, r3, r2
 8008bfe:	693b      	ldr	r3, [r7, #16]
 8008c00:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	693a      	ldr	r2, [r7, #16]
 8008c08:	8992      	ldrh	r2, [r2, #12]
 8008c0a:	441a      	add	r2, r3
 8008c0c:	693b      	ldr	r3, [r7, #16]
 8008c0e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	6919      	ldr	r1, [r3, #16]
 8008c14:	693b      	ldr	r3, [r7, #16]
 8008c16:	899b      	ldrh	r3, [r3, #12]
 8008c18:	461a      	mov	r2, r3
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	bf38      	it	cc
 8008c22:	4613      	movcc	r3, r2
 8008c24:	461a      	mov	r2, r3
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f001 f9d2 	bl	8009fd0 <USBD_CtlContinueRx>
 8008c2c:	e07d      	b.n	8008d2a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008c34:	f003 031f 	and.w	r3, r3, #31
 8008c38:	2b02      	cmp	r3, #2
 8008c3a:	d014      	beq.n	8008c66 <USBD_LL_DataOutStage+0xaa>
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d81d      	bhi.n	8008c7c <USBD_LL_DataOutStage+0xc0>
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d002      	beq.n	8008c4a <USBD_LL_DataOutStage+0x8e>
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d003      	beq.n	8008c50 <USBD_LL_DataOutStage+0x94>
 8008c48:	e018      	b.n	8008c7c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	75bb      	strb	r3, [r7, #22]
            break;
 8008c4e:	e018      	b.n	8008c82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008c56:	b2db      	uxtb	r3, r3
 8008c58:	4619      	mov	r1, r3
 8008c5a:	68f8      	ldr	r0, [r7, #12]
 8008c5c:	f000 fa6e 	bl	800913c <USBD_CoreFindIF>
 8008c60:	4603      	mov	r3, r0
 8008c62:	75bb      	strb	r3, [r7, #22]
            break;
 8008c64:	e00d      	b.n	8008c82 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008c6c:	b2db      	uxtb	r3, r3
 8008c6e:	4619      	mov	r1, r3
 8008c70:	68f8      	ldr	r0, [r7, #12]
 8008c72:	f000 fa70 	bl	8009156 <USBD_CoreFindEP>
 8008c76:	4603      	mov	r3, r0
 8008c78:	75bb      	strb	r3, [r7, #22]
            break;
 8008c7a:	e002      	b.n	8008c82 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	75bb      	strb	r3, [r7, #22]
            break;
 8008c80:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008c82:	7dbb      	ldrb	r3, [r7, #22]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d119      	bne.n	8008cbc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	2b03      	cmp	r3, #3
 8008c92:	d113      	bne.n	8008cbc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008c94:	7dba      	ldrb	r2, [r7, #22]
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	32ae      	adds	r2, #174	@ 0xae
 8008c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00b      	beq.n	8008cbc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008ca4:	7dba      	ldrb	r2, [r7, #22]
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008cac:	7dba      	ldrb	r2, [r7, #22]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	32ae      	adds	r2, #174	@ 0xae
 8008cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb6:	691b      	ldr	r3, [r3, #16]
 8008cb8:	68f8      	ldr	r0, [r7, #12]
 8008cba:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f001 f998 	bl	8009ff2 <USBD_CtlSendStatus>
 8008cc2:	e032      	b.n	8008d2a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008cc4:	7afb      	ldrb	r3, [r7, #11]
 8008cc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cca:	b2db      	uxtb	r3, r3
 8008ccc:	4619      	mov	r1, r3
 8008cce:	68f8      	ldr	r0, [r7, #12]
 8008cd0:	f000 fa41 	bl	8009156 <USBD_CoreFindEP>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008cd8:	7dbb      	ldrb	r3, [r7, #22]
 8008cda:	2bff      	cmp	r3, #255	@ 0xff
 8008cdc:	d025      	beq.n	8008d2a <USBD_LL_DataOutStage+0x16e>
 8008cde:	7dbb      	ldrb	r3, [r7, #22]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d122      	bne.n	8008d2a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	2b03      	cmp	r3, #3
 8008cee:	d117      	bne.n	8008d20 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008cf0:	7dba      	ldrb	r2, [r7, #22]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	32ae      	adds	r2, #174	@ 0xae
 8008cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d00f      	beq.n	8008d20 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008d00:	7dba      	ldrb	r2, [r7, #22]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008d08:	7dba      	ldrb	r2, [r7, #22]
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	32ae      	adds	r2, #174	@ 0xae
 8008d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	7afa      	ldrb	r2, [r7, #11]
 8008d16:	4611      	mov	r1, r2
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	4798      	blx	r3
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008d20:	7dfb      	ldrb	r3, [r7, #23]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d001      	beq.n	8008d2a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008d26:	7dfb      	ldrb	r3, [r7, #23]
 8008d28:	e000      	b.n	8008d2c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3718      	adds	r7, #24
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b086      	sub	sp, #24
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	60f8      	str	r0, [r7, #12]
 8008d3c:	460b      	mov	r3, r1
 8008d3e:	607a      	str	r2, [r7, #4]
 8008d40:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008d42:	7afb      	ldrb	r3, [r7, #11]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d178      	bne.n	8008e3a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	3314      	adds	r3, #20
 8008d4c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d163      	bne.n	8008e20 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	693a      	ldr	r2, [r7, #16]
 8008d5e:	8992      	ldrh	r2, [r2, #12]
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d91c      	bls.n	8008d9e <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	693a      	ldr	r2, [r7, #16]
 8008d6a:	8992      	ldrh	r2, [r2, #12]
 8008d6c:	1a9a      	subs	r2, r3, r2
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	693a      	ldr	r2, [r7, #16]
 8008d78:	8992      	ldrh	r2, [r2, #12]
 8008d7a:	441a      	add	r2, r3
 8008d7c:	693b      	ldr	r3, [r7, #16]
 8008d7e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	6919      	ldr	r1, [r3, #16]
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	685b      	ldr	r3, [r3, #4]
 8008d88:	461a      	mov	r2, r3
 8008d8a:	68f8      	ldr	r0, [r7, #12]
 8008d8c:	f001 f8ee 	bl	8009f6c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d90:	2300      	movs	r3, #0
 8008d92:	2200      	movs	r2, #0
 8008d94:	2100      	movs	r1, #0
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f001 fe40 	bl	800aa1c <USBD_LL_PrepareReceive>
 8008d9c:	e040      	b.n	8008e20 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	899b      	ldrh	r3, [r3, #12]
 8008da2:	461a      	mov	r2, r3
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d11c      	bne.n	8008de6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d316      	bcc.n	8008de6 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008dc2:	429a      	cmp	r2, r3
 8008dc4:	d20f      	bcs.n	8008de6 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	2100      	movs	r1, #0
 8008dca:	68f8      	ldr	r0, [r7, #12]
 8008dcc:	f001 f8ce 	bl	8009f6c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008dd8:	2300      	movs	r3, #0
 8008dda:	2200      	movs	r2, #0
 8008ddc:	2100      	movs	r1, #0
 8008dde:	68f8      	ldr	r0, [r7, #12]
 8008de0:	f001 fe1c 	bl	800aa1c <USBD_LL_PrepareReceive>
 8008de4:	e01c      	b.n	8008e20 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b03      	cmp	r3, #3
 8008df0:	d10f      	bne.n	8008e12 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008df8:	68db      	ldr	r3, [r3, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d009      	beq.n	8008e12 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e0c:	68db      	ldr	r3, [r3, #12]
 8008e0e:	68f8      	ldr	r0, [r7, #12]
 8008e10:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e12:	2180      	movs	r1, #128	@ 0x80
 8008e14:	68f8      	ldr	r0, [r7, #12]
 8008e16:	f001 fd57 	bl	800a8c8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f001 f8fc 	bl	800a018 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d03a      	beq.n	8008ea0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008e2a:	68f8      	ldr	r0, [r7, #12]
 8008e2c:	f7ff fe30 	bl	8008a90 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008e38:	e032      	b.n	8008ea0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008e3a:	7afb      	ldrb	r3, [r7, #11]
 8008e3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	4619      	mov	r1, r3
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f000 f986 	bl	8009156 <USBD_CoreFindEP>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e4e:	7dfb      	ldrb	r3, [r7, #23]
 8008e50:	2bff      	cmp	r3, #255	@ 0xff
 8008e52:	d025      	beq.n	8008ea0 <USBD_LL_DataInStage+0x16c>
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d122      	bne.n	8008ea0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b03      	cmp	r3, #3
 8008e64:	d11c      	bne.n	8008ea0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008e66:	7dfa      	ldrb	r2, [r7, #23]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	32ae      	adds	r2, #174	@ 0xae
 8008e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e70:	695b      	ldr	r3, [r3, #20]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d014      	beq.n	8008ea0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8008e76:	7dfa      	ldrb	r2, [r7, #23]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008e7e:	7dfa      	ldrb	r2, [r7, #23]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	32ae      	adds	r2, #174	@ 0xae
 8008e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e88:	695b      	ldr	r3, [r3, #20]
 8008e8a:	7afa      	ldrb	r2, [r7, #11]
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	4798      	blx	r3
 8008e92:	4603      	mov	r3, r0
 8008e94:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008e96:	7dbb      	ldrb	r3, [r7, #22]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d001      	beq.n	8008ea0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8008e9c:	7dbb      	ldrb	r3, [r7, #22]
 8008e9e:	e000      	b.n	8008ea2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8008ea0:	2300      	movs	r3, #0
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3718      	adds	r7, #24
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b084      	sub	sp, #16
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2200      	movs	r2, #0
 8008ed8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d014      	beq.n	8008f10 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00e      	beq.n	8008f10 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	687a      	ldr	r2, [r7, #4]
 8008efc:	6852      	ldr	r2, [r2, #4]
 8008efe:	b2d2      	uxtb	r2, r2
 8008f00:	4611      	mov	r1, r2
 8008f02:	6878      	ldr	r0, [r7, #4]
 8008f04:	4798      	blx	r3
 8008f06:	4603      	mov	r3, r0
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d001      	beq.n	8008f10 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008f0c:	2303      	movs	r3, #3
 8008f0e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f10:	2340      	movs	r3, #64	@ 0x40
 8008f12:	2200      	movs	r2, #0
 8008f14:	2100      	movs	r1, #0
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f001 fc91 	bl	800a83e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2240      	movs	r2, #64	@ 0x40
 8008f28:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008f2c:	2340      	movs	r3, #64	@ 0x40
 8008f2e:	2200      	movs	r2, #0
 8008f30:	2180      	movs	r1, #128	@ 0x80
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f001 fc83 	bl	800a83e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2240      	movs	r2, #64	@ 0x40
 8008f44:	841a      	strh	r2, [r3, #32]

  return ret;
 8008f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	460b      	mov	r3, r1
 8008f5a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	78fa      	ldrb	r2, [r7, #3]
 8008f60:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	2b04      	cmp	r3, #4
 8008f82:	d006      	beq.n	8008f92 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f8a:	b2da      	uxtb	r2, r3
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2204      	movs	r2, #4
 8008f96:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008f9a:	2300      	movs	r3, #0
}
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	370c      	adds	r7, #12
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b083      	sub	sp, #12
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fb6:	b2db      	uxtb	r3, r3
 8008fb8:	2b04      	cmp	r3, #4
 8008fba:	d106      	bne.n	8008fca <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008fc2:	b2da      	uxtb	r2, r3
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008fca:	2300      	movs	r3, #0
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b082      	sub	sp, #8
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fe6:	b2db      	uxtb	r3, r3
 8008fe8:	2b03      	cmp	r3, #3
 8008fea:	d110      	bne.n	800900e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d00b      	beq.n	800900e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ffc:	69db      	ldr	r3, [r3, #28]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d005      	beq.n	800900e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009008:	69db      	ldr	r3, [r3, #28]
 800900a:	6878      	ldr	r0, [r7, #4]
 800900c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800900e:	2300      	movs	r3, #0
}
 8009010:	4618      	mov	r0, r3
 8009012:	3708      	adds	r7, #8
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	460b      	mov	r3, r1
 8009022:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	32ae      	adds	r2, #174	@ 0xae
 800902e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d101      	bne.n	800903a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009036:	2303      	movs	r3, #3
 8009038:	e01c      	b.n	8009074 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009040:	b2db      	uxtb	r3, r3
 8009042:	2b03      	cmp	r3, #3
 8009044:	d115      	bne.n	8009072 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	32ae      	adds	r2, #174	@ 0xae
 8009050:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009054:	6a1b      	ldr	r3, [r3, #32]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00b      	beq.n	8009072 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	32ae      	adds	r2, #174	@ 0xae
 8009064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009068:	6a1b      	ldr	r3, [r3, #32]
 800906a:	78fa      	ldrb	r2, [r7, #3]
 800906c:	4611      	mov	r1, r2
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009072:	2300      	movs	r3, #0
}
 8009074:	4618      	mov	r0, r3
 8009076:	3708      	adds	r7, #8
 8009078:	46bd      	mov	sp, r7
 800907a:	bd80      	pop	{r7, pc}

0800907c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b082      	sub	sp, #8
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	460b      	mov	r3, r1
 8009086:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	32ae      	adds	r2, #174	@ 0xae
 8009092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800909a:	2303      	movs	r3, #3
 800909c:	e01c      	b.n	80090d8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80090a4:	b2db      	uxtb	r3, r3
 80090a6:	2b03      	cmp	r3, #3
 80090a8:	d115      	bne.n	80090d6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	32ae      	adds	r2, #174	@ 0xae
 80090b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00b      	beq.n	80090d6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	32ae      	adds	r2, #174	@ 0xae
 80090c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ce:	78fa      	ldrb	r2, [r7, #3]
 80090d0:	4611      	mov	r1, r2
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	3708      	adds	r7, #8
 80090dc:	46bd      	mov	sp, r7
 80090de:	bd80      	pop	{r7, pc}

080090e0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b083      	sub	sp, #12
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090e8:	2300      	movs	r3, #0
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	370c      	adds	r7, #12
 80090ee:	46bd      	mov	sp, r7
 80090f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f4:	4770      	bx	lr

080090f6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80090f6:	b580      	push	{r7, lr}
 80090f8:	b084      	sub	sp, #16
 80090fa:	af00      	add	r7, sp, #0
 80090fc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80090fe:	2300      	movs	r3, #0
 8009100:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2201      	movs	r2, #1
 8009106:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009110:	2b00      	cmp	r3, #0
 8009112:	d00e      	beq.n	8009132 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	6852      	ldr	r2, [r2, #4]
 8009120:	b2d2      	uxtb	r2, r2
 8009122:	4611      	mov	r1, r2
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	4798      	blx	r3
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d001      	beq.n	8009132 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800912e:	2303      	movs	r3, #3
 8009130:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009132:	7bfb      	ldrb	r3, [r7, #15]
}
 8009134:	4618      	mov	r0, r3
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}

0800913c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800913c:	b480      	push	{r7}
 800913e:	b083      	sub	sp, #12
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	460b      	mov	r3, r1
 8009146:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009148:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800914a:	4618      	mov	r0, r3
 800914c:	370c      	adds	r7, #12
 800914e:	46bd      	mov	sp, r7
 8009150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009154:	4770      	bx	lr

08009156 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009156:	b480      	push	{r7}
 8009158:	b083      	sub	sp, #12
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	460b      	mov	r3, r1
 8009160:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009162:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009164:	4618      	mov	r0, r3
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b086      	sub	sp, #24
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	460b      	mov	r3, r1
 800917a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009184:	2300      	movs	r3, #0
 8009186:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	885b      	ldrh	r3, [r3, #2]
 800918c:	b29b      	uxth	r3, r3
 800918e:	68fa      	ldr	r2, [r7, #12]
 8009190:	7812      	ldrb	r2, [r2, #0]
 8009192:	4293      	cmp	r3, r2
 8009194:	d91f      	bls.n	80091d6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800919c:	e013      	b.n	80091c6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800919e:	f107 030a 	add.w	r3, r7, #10
 80091a2:	4619      	mov	r1, r3
 80091a4:	6978      	ldr	r0, [r7, #20]
 80091a6:	f000 f81b 	bl	80091e0 <USBD_GetNextDesc>
 80091aa:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	785b      	ldrb	r3, [r3, #1]
 80091b0:	2b05      	cmp	r3, #5
 80091b2:	d108      	bne.n	80091c6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80091b4:	697b      	ldr	r3, [r7, #20]
 80091b6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80091b8:	693b      	ldr	r3, [r7, #16]
 80091ba:	789b      	ldrb	r3, [r3, #2]
 80091bc:	78fa      	ldrb	r2, [r7, #3]
 80091be:	429a      	cmp	r2, r3
 80091c0:	d008      	beq.n	80091d4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80091c2:	2300      	movs	r3, #0
 80091c4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	885b      	ldrh	r3, [r3, #2]
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	897b      	ldrh	r3, [r7, #10]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d8e5      	bhi.n	800919e <USBD_GetEpDesc+0x2e>
 80091d2:	e000      	b.n	80091d6 <USBD_GetEpDesc+0x66>
          break;
 80091d4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80091d6:	693b      	ldr	r3, [r7, #16]
}
 80091d8:	4618      	mov	r0, r3
 80091da:	3718      	adds	r7, #24
 80091dc:	46bd      	mov	sp, r7
 80091de:	bd80      	pop	{r7, pc}

080091e0 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80091e0:	b480      	push	{r7}
 80091e2:	b085      	sub	sp, #20
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
 80091e8:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	881b      	ldrh	r3, [r3, #0]
 80091f2:	68fa      	ldr	r2, [r7, #12]
 80091f4:	7812      	ldrb	r2, [r2, #0]
 80091f6:	4413      	add	r3, r2
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	683b      	ldr	r3, [r7, #0]
 80091fc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	781b      	ldrb	r3, [r3, #0]
 8009202:	461a      	mov	r2, r3
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	4413      	add	r3, r2
 8009208:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800920a:	68fb      	ldr	r3, [r7, #12]
}
 800920c:	4618      	mov	r0, r3
 800920e:	3714      	adds	r7, #20
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009218:	b480      	push	{r7}
 800921a:	b087      	sub	sp, #28
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009224:	697b      	ldr	r3, [r7, #20]
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800922a:	697b      	ldr	r3, [r7, #20]
 800922c:	3301      	adds	r3, #1
 800922e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009236:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800923a:	021b      	lsls	r3, r3, #8
 800923c:	b21a      	sxth	r2, r3
 800923e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009242:	4313      	orrs	r3, r2
 8009244:	b21b      	sxth	r3, r3
 8009246:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009248:	89fb      	ldrh	r3, [r7, #14]
}
 800924a:	4618      	mov	r0, r3
 800924c:	371c      	adds	r7, #28
 800924e:	46bd      	mov	sp, r7
 8009250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009254:	4770      	bx	lr
	...

08009258 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b084      	sub	sp, #16
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
 8009260:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009262:	2300      	movs	r3, #0
 8009264:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800926e:	2b40      	cmp	r3, #64	@ 0x40
 8009270:	d005      	beq.n	800927e <USBD_StdDevReq+0x26>
 8009272:	2b40      	cmp	r3, #64	@ 0x40
 8009274:	d857      	bhi.n	8009326 <USBD_StdDevReq+0xce>
 8009276:	2b00      	cmp	r3, #0
 8009278:	d00f      	beq.n	800929a <USBD_StdDevReq+0x42>
 800927a:	2b20      	cmp	r3, #32
 800927c:	d153      	bne.n	8009326 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	32ae      	adds	r2, #174	@ 0xae
 8009288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800928c:	689b      	ldr	r3, [r3, #8]
 800928e:	6839      	ldr	r1, [r7, #0]
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	4798      	blx	r3
 8009294:	4603      	mov	r3, r0
 8009296:	73fb      	strb	r3, [r7, #15]
      break;
 8009298:	e04a      	b.n	8009330 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	785b      	ldrb	r3, [r3, #1]
 800929e:	2b09      	cmp	r3, #9
 80092a0:	d83b      	bhi.n	800931a <USBD_StdDevReq+0xc2>
 80092a2:	a201      	add	r2, pc, #4	@ (adr r2, 80092a8 <USBD_StdDevReq+0x50>)
 80092a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a8:	080092fd 	.word	0x080092fd
 80092ac:	08009311 	.word	0x08009311
 80092b0:	0800931b 	.word	0x0800931b
 80092b4:	08009307 	.word	0x08009307
 80092b8:	0800931b 	.word	0x0800931b
 80092bc:	080092db 	.word	0x080092db
 80092c0:	080092d1 	.word	0x080092d1
 80092c4:	0800931b 	.word	0x0800931b
 80092c8:	080092f3 	.word	0x080092f3
 80092cc:	080092e5 	.word	0x080092e5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80092d0:	6839      	ldr	r1, [r7, #0]
 80092d2:	6878      	ldr	r0, [r7, #4]
 80092d4:	f000 fa3e 	bl	8009754 <USBD_GetDescriptor>
          break;
 80092d8:	e024      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80092da:	6839      	ldr	r1, [r7, #0]
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f000 fbcd 	bl	8009a7c <USBD_SetAddress>
          break;
 80092e2:	e01f      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80092e4:	6839      	ldr	r1, [r7, #0]
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f000 fc0c 	bl	8009b04 <USBD_SetConfig>
 80092ec:	4603      	mov	r3, r0
 80092ee:	73fb      	strb	r3, [r7, #15]
          break;
 80092f0:	e018      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fcaf 	bl	8009c58 <USBD_GetConfig>
          break;
 80092fa:	e013      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80092fc:	6839      	ldr	r1, [r7, #0]
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f000 fce0 	bl	8009cc4 <USBD_GetStatus>
          break;
 8009304:	e00e      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009306:	6839      	ldr	r1, [r7, #0]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 fd0f 	bl	8009d2c <USBD_SetFeature>
          break;
 800930e:	e009      	b.n	8009324 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009310:	6839      	ldr	r1, [r7, #0]
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fd33 	bl	8009d7e <USBD_ClrFeature>
          break;
 8009318:	e004      	b.n	8009324 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800931a:	6839      	ldr	r1, [r7, #0]
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fd8a 	bl	8009e36 <USBD_CtlError>
          break;
 8009322:	bf00      	nop
      }
      break;
 8009324:	e004      	b.n	8009330 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009326:	6839      	ldr	r1, [r7, #0]
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 fd84 	bl	8009e36 <USBD_CtlError>
      break;
 800932e:	bf00      	nop
  }

  return ret;
 8009330:	7bfb      	ldrb	r3, [r7, #15]
}
 8009332:	4618      	mov	r0, r3
 8009334:	3710      	adds	r7, #16
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
 800933a:	bf00      	nop

0800933c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009346:	2300      	movs	r3, #0
 8009348:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009352:	2b40      	cmp	r3, #64	@ 0x40
 8009354:	d005      	beq.n	8009362 <USBD_StdItfReq+0x26>
 8009356:	2b40      	cmp	r3, #64	@ 0x40
 8009358:	d852      	bhi.n	8009400 <USBD_StdItfReq+0xc4>
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <USBD_StdItfReq+0x26>
 800935e:	2b20      	cmp	r3, #32
 8009360:	d14e      	bne.n	8009400 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009368:	b2db      	uxtb	r3, r3
 800936a:	3b01      	subs	r3, #1
 800936c:	2b02      	cmp	r3, #2
 800936e:	d840      	bhi.n	80093f2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	889b      	ldrh	r3, [r3, #4]
 8009374:	b2db      	uxtb	r3, r3
 8009376:	2b01      	cmp	r3, #1
 8009378:	d836      	bhi.n	80093e8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	889b      	ldrh	r3, [r3, #4]
 800937e:	b2db      	uxtb	r3, r3
 8009380:	4619      	mov	r1, r3
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7ff feda 	bl	800913c <USBD_CoreFindIF>
 8009388:	4603      	mov	r3, r0
 800938a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800938c:	7bbb      	ldrb	r3, [r7, #14]
 800938e:	2bff      	cmp	r3, #255	@ 0xff
 8009390:	d01d      	beq.n	80093ce <USBD_StdItfReq+0x92>
 8009392:	7bbb      	ldrb	r3, [r7, #14]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d11a      	bne.n	80093ce <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009398:	7bba      	ldrb	r2, [r7, #14]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	32ae      	adds	r2, #174	@ 0xae
 800939e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d00f      	beq.n	80093c8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80093a8:	7bba      	ldrb	r2, [r7, #14]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80093b0:	7bba      	ldrb	r2, [r7, #14]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	32ae      	adds	r2, #174	@ 0xae
 80093b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	6839      	ldr	r1, [r7, #0]
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	4798      	blx	r3
 80093c2:	4603      	mov	r3, r0
 80093c4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80093c6:	e004      	b.n	80093d2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80093c8:	2303      	movs	r3, #3
 80093ca:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80093cc:	e001      	b.n	80093d2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80093ce:	2303      	movs	r3, #3
 80093d0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	88db      	ldrh	r3, [r3, #6]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d110      	bne.n	80093fc <USBD_StdItfReq+0xc0>
 80093da:	7bfb      	ldrb	r3, [r7, #15]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d10d      	bne.n	80093fc <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	f000 fe06 	bl	8009ff2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80093e6:	e009      	b.n	80093fc <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80093e8:	6839      	ldr	r1, [r7, #0]
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	f000 fd23 	bl	8009e36 <USBD_CtlError>
          break;
 80093f0:	e004      	b.n	80093fc <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80093f2:	6839      	ldr	r1, [r7, #0]
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 fd1e 	bl	8009e36 <USBD_CtlError>
          break;
 80093fa:	e000      	b.n	80093fe <USBD_StdItfReq+0xc2>
          break;
 80093fc:	bf00      	nop
      }
      break;
 80093fe:	e004      	b.n	800940a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009400:	6839      	ldr	r1, [r7, #0]
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 fd17 	bl	8009e36 <USBD_CtlError>
      break;
 8009408:	bf00      	nop
  }

  return ret;
 800940a:	7bfb      	ldrb	r3, [r7, #15]
}
 800940c:	4618      	mov	r0, r3
 800940e:	3710      	adds	r7, #16
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800941e:	2300      	movs	r3, #0
 8009420:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	889b      	ldrh	r3, [r3, #4]
 8009426:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009430:	2b40      	cmp	r3, #64	@ 0x40
 8009432:	d007      	beq.n	8009444 <USBD_StdEPReq+0x30>
 8009434:	2b40      	cmp	r3, #64	@ 0x40
 8009436:	f200 8181 	bhi.w	800973c <USBD_StdEPReq+0x328>
 800943a:	2b00      	cmp	r3, #0
 800943c:	d02a      	beq.n	8009494 <USBD_StdEPReq+0x80>
 800943e:	2b20      	cmp	r3, #32
 8009440:	f040 817c 	bne.w	800973c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009444:	7bbb      	ldrb	r3, [r7, #14]
 8009446:	4619      	mov	r1, r3
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f7ff fe84 	bl	8009156 <USBD_CoreFindEP>
 800944e:	4603      	mov	r3, r0
 8009450:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009452:	7b7b      	ldrb	r3, [r7, #13]
 8009454:	2bff      	cmp	r3, #255	@ 0xff
 8009456:	f000 8176 	beq.w	8009746 <USBD_StdEPReq+0x332>
 800945a:	7b7b      	ldrb	r3, [r7, #13]
 800945c:	2b00      	cmp	r3, #0
 800945e:	f040 8172 	bne.w	8009746 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009462:	7b7a      	ldrb	r2, [r7, #13]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800946a:	7b7a      	ldrb	r2, [r7, #13]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	32ae      	adds	r2, #174	@ 0xae
 8009470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009474:	689b      	ldr	r3, [r3, #8]
 8009476:	2b00      	cmp	r3, #0
 8009478:	f000 8165 	beq.w	8009746 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800947c:	7b7a      	ldrb	r2, [r7, #13]
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	32ae      	adds	r2, #174	@ 0xae
 8009482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	6839      	ldr	r1, [r7, #0]
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	4798      	blx	r3
 800948e:	4603      	mov	r3, r0
 8009490:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009492:	e158      	b.n	8009746 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	785b      	ldrb	r3, [r3, #1]
 8009498:	2b03      	cmp	r3, #3
 800949a:	d008      	beq.n	80094ae <USBD_StdEPReq+0x9a>
 800949c:	2b03      	cmp	r3, #3
 800949e:	f300 8147 	bgt.w	8009730 <USBD_StdEPReq+0x31c>
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 809b 	beq.w	80095de <USBD_StdEPReq+0x1ca>
 80094a8:	2b01      	cmp	r3, #1
 80094aa:	d03c      	beq.n	8009526 <USBD_StdEPReq+0x112>
 80094ac:	e140      	b.n	8009730 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	2b02      	cmp	r3, #2
 80094b8:	d002      	beq.n	80094c0 <USBD_StdEPReq+0xac>
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d016      	beq.n	80094ec <USBD_StdEPReq+0xd8>
 80094be:	e02c      	b.n	800951a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094c0:	7bbb      	ldrb	r3, [r7, #14]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d00d      	beq.n	80094e2 <USBD_StdEPReq+0xce>
 80094c6:	7bbb      	ldrb	r3, [r7, #14]
 80094c8:	2b80      	cmp	r3, #128	@ 0x80
 80094ca:	d00a      	beq.n	80094e2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80094cc:	7bbb      	ldrb	r3, [r7, #14]
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f001 f9f9 	bl	800a8c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80094d6:	2180      	movs	r1, #128	@ 0x80
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f001 f9f5 	bl	800a8c8 <USBD_LL_StallEP>
 80094de:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80094e0:	e020      	b.n	8009524 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80094e2:	6839      	ldr	r1, [r7, #0]
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 fca6 	bl	8009e36 <USBD_CtlError>
              break;
 80094ea:	e01b      	b.n	8009524 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	885b      	ldrh	r3, [r3, #2]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d10e      	bne.n	8009512 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80094f4:	7bbb      	ldrb	r3, [r7, #14]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d00b      	beq.n	8009512 <USBD_StdEPReq+0xfe>
 80094fa:	7bbb      	ldrb	r3, [r7, #14]
 80094fc:	2b80      	cmp	r3, #128	@ 0x80
 80094fe:	d008      	beq.n	8009512 <USBD_StdEPReq+0xfe>
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	88db      	ldrh	r3, [r3, #6]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d104      	bne.n	8009512 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009508:	7bbb      	ldrb	r3, [r7, #14]
 800950a:	4619      	mov	r1, r3
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f001 f9db 	bl	800a8c8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009512:	6878      	ldr	r0, [r7, #4]
 8009514:	f000 fd6d 	bl	8009ff2 <USBD_CtlSendStatus>

              break;
 8009518:	e004      	b.n	8009524 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800951a:	6839      	ldr	r1, [r7, #0]
 800951c:	6878      	ldr	r0, [r7, #4]
 800951e:	f000 fc8a 	bl	8009e36 <USBD_CtlError>
              break;
 8009522:	bf00      	nop
          }
          break;
 8009524:	e109      	b.n	800973a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800952c:	b2db      	uxtb	r3, r3
 800952e:	2b02      	cmp	r3, #2
 8009530:	d002      	beq.n	8009538 <USBD_StdEPReq+0x124>
 8009532:	2b03      	cmp	r3, #3
 8009534:	d016      	beq.n	8009564 <USBD_StdEPReq+0x150>
 8009536:	e04b      	b.n	80095d0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009538:	7bbb      	ldrb	r3, [r7, #14]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d00d      	beq.n	800955a <USBD_StdEPReq+0x146>
 800953e:	7bbb      	ldrb	r3, [r7, #14]
 8009540:	2b80      	cmp	r3, #128	@ 0x80
 8009542:	d00a      	beq.n	800955a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009544:	7bbb      	ldrb	r3, [r7, #14]
 8009546:	4619      	mov	r1, r3
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f001 f9bd 	bl	800a8c8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800954e:	2180      	movs	r1, #128	@ 0x80
 8009550:	6878      	ldr	r0, [r7, #4]
 8009552:	f001 f9b9 	bl	800a8c8 <USBD_LL_StallEP>
 8009556:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009558:	e040      	b.n	80095dc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800955a:	6839      	ldr	r1, [r7, #0]
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 fc6a 	bl	8009e36 <USBD_CtlError>
              break;
 8009562:	e03b      	b.n	80095dc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	885b      	ldrh	r3, [r3, #2]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d136      	bne.n	80095da <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800956c:	7bbb      	ldrb	r3, [r7, #14]
 800956e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009572:	2b00      	cmp	r3, #0
 8009574:	d004      	beq.n	8009580 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009576:	7bbb      	ldrb	r3, [r7, #14]
 8009578:	4619      	mov	r1, r3
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f001 f9c3 	bl	800a906 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 fd36 	bl	8009ff2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009586:	7bbb      	ldrb	r3, [r7, #14]
 8009588:	4619      	mov	r1, r3
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff fde3 	bl	8009156 <USBD_CoreFindEP>
 8009590:	4603      	mov	r3, r0
 8009592:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009594:	7b7b      	ldrb	r3, [r7, #13]
 8009596:	2bff      	cmp	r3, #255	@ 0xff
 8009598:	d01f      	beq.n	80095da <USBD_StdEPReq+0x1c6>
 800959a:	7b7b      	ldrb	r3, [r7, #13]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d11c      	bne.n	80095da <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80095a0:	7b7a      	ldrb	r2, [r7, #13]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80095a8:	7b7a      	ldrb	r2, [r7, #13]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	32ae      	adds	r2, #174	@ 0xae
 80095ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095b2:	689b      	ldr	r3, [r3, #8]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d010      	beq.n	80095da <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80095b8:	7b7a      	ldrb	r2, [r7, #13]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	32ae      	adds	r2, #174	@ 0xae
 80095be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	6839      	ldr	r1, [r7, #0]
 80095c6:	6878      	ldr	r0, [r7, #4]
 80095c8:	4798      	blx	r3
 80095ca:	4603      	mov	r3, r0
 80095cc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80095ce:	e004      	b.n	80095da <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80095d0:	6839      	ldr	r1, [r7, #0]
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fc2f 	bl	8009e36 <USBD_CtlError>
              break;
 80095d8:	e000      	b.n	80095dc <USBD_StdEPReq+0x1c8>
              break;
 80095da:	bf00      	nop
          }
          break;
 80095dc:	e0ad      	b.n	800973a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095e4:	b2db      	uxtb	r3, r3
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d002      	beq.n	80095f0 <USBD_StdEPReq+0x1dc>
 80095ea:	2b03      	cmp	r3, #3
 80095ec:	d033      	beq.n	8009656 <USBD_StdEPReq+0x242>
 80095ee:	e099      	b.n	8009724 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095f0:	7bbb      	ldrb	r3, [r7, #14]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d007      	beq.n	8009606 <USBD_StdEPReq+0x1f2>
 80095f6:	7bbb      	ldrb	r3, [r7, #14]
 80095f8:	2b80      	cmp	r3, #128	@ 0x80
 80095fa:	d004      	beq.n	8009606 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80095fc:	6839      	ldr	r1, [r7, #0]
 80095fe:	6878      	ldr	r0, [r7, #4]
 8009600:	f000 fc19 	bl	8009e36 <USBD_CtlError>
                break;
 8009604:	e093      	b.n	800972e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009606:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800960a:	2b00      	cmp	r3, #0
 800960c:	da0b      	bge.n	8009626 <USBD_StdEPReq+0x212>
 800960e:	7bbb      	ldrb	r3, [r7, #14]
 8009610:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009614:	4613      	mov	r3, r2
 8009616:	009b      	lsls	r3, r3, #2
 8009618:	4413      	add	r3, r2
 800961a:	009b      	lsls	r3, r3, #2
 800961c:	3310      	adds	r3, #16
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	4413      	add	r3, r2
 8009622:	3304      	adds	r3, #4
 8009624:	e00b      	b.n	800963e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009626:	7bbb      	ldrb	r3, [r7, #14]
 8009628:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800962c:	4613      	mov	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	4413      	add	r3, r2
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009638:	687a      	ldr	r2, [r7, #4]
 800963a:	4413      	add	r3, r2
 800963c:	3304      	adds	r3, #4
 800963e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2200      	movs	r2, #0
 8009644:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009646:	68bb      	ldr	r3, [r7, #8]
 8009648:	330e      	adds	r3, #14
 800964a:	2202      	movs	r2, #2
 800964c:	4619      	mov	r1, r3
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 fc6e 	bl	8009f30 <USBD_CtlSendData>
              break;
 8009654:	e06b      	b.n	800972e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009656:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800965a:	2b00      	cmp	r3, #0
 800965c:	da11      	bge.n	8009682 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800965e:	7bbb      	ldrb	r3, [r7, #14]
 8009660:	f003 020f 	and.w	r2, r3, #15
 8009664:	6879      	ldr	r1, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	4413      	add	r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	440b      	add	r3, r1
 8009670:	3323      	adds	r3, #35	@ 0x23
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d117      	bne.n	80096a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009678:	6839      	ldr	r1, [r7, #0]
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f000 fbdb 	bl	8009e36 <USBD_CtlError>
                  break;
 8009680:	e055      	b.n	800972e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009682:	7bbb      	ldrb	r3, [r7, #14]
 8009684:	f003 020f 	and.w	r2, r3, #15
 8009688:	6879      	ldr	r1, [r7, #4]
 800968a:	4613      	mov	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	4413      	add	r3, r2
 8009690:	009b      	lsls	r3, r3, #2
 8009692:	440b      	add	r3, r1
 8009694:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	2b00      	cmp	r3, #0
 800969c:	d104      	bne.n	80096a8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800969e:	6839      	ldr	r1, [r7, #0]
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 fbc8 	bl	8009e36 <USBD_CtlError>
                  break;
 80096a6:	e042      	b.n	800972e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	da0b      	bge.n	80096c8 <USBD_StdEPReq+0x2b4>
 80096b0:	7bbb      	ldrb	r3, [r7, #14]
 80096b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80096b6:	4613      	mov	r3, r2
 80096b8:	009b      	lsls	r3, r3, #2
 80096ba:	4413      	add	r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	3310      	adds	r3, #16
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	4413      	add	r3, r2
 80096c4:	3304      	adds	r3, #4
 80096c6:	e00b      	b.n	80096e0 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80096c8:	7bbb      	ldrb	r3, [r7, #14]
 80096ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80096ce:	4613      	mov	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	4413      	add	r3, r2
 80096d4:	009b      	lsls	r3, r3, #2
 80096d6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	4413      	add	r3, r2
 80096de:	3304      	adds	r3, #4
 80096e0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80096e2:	7bbb      	ldrb	r3, [r7, #14]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d002      	beq.n	80096ee <USBD_StdEPReq+0x2da>
 80096e8:	7bbb      	ldrb	r3, [r7, #14]
 80096ea:	2b80      	cmp	r3, #128	@ 0x80
 80096ec:	d103      	bne.n	80096f6 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	2200      	movs	r2, #0
 80096f2:	739a      	strb	r2, [r3, #14]
 80096f4:	e00e      	b.n	8009714 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80096f6:	7bbb      	ldrb	r3, [r7, #14]
 80096f8:	4619      	mov	r1, r3
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	f001 f922 	bl	800a944 <USBD_LL_IsStallEP>
 8009700:	4603      	mov	r3, r0
 8009702:	2b00      	cmp	r3, #0
 8009704:	d003      	beq.n	800970e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	2201      	movs	r2, #1
 800970a:	739a      	strb	r2, [r3, #14]
 800970c:	e002      	b.n	8009714 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	2200      	movs	r2, #0
 8009712:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	330e      	adds	r3, #14
 8009718:	2202      	movs	r2, #2
 800971a:	4619      	mov	r1, r3
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 fc07 	bl	8009f30 <USBD_CtlSendData>
              break;
 8009722:	e004      	b.n	800972e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009724:	6839      	ldr	r1, [r7, #0]
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 fb85 	bl	8009e36 <USBD_CtlError>
              break;
 800972c:	bf00      	nop
          }
          break;
 800972e:	e004      	b.n	800973a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009730:	6839      	ldr	r1, [r7, #0]
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fb7f 	bl	8009e36 <USBD_CtlError>
          break;
 8009738:	bf00      	nop
      }
      break;
 800973a:	e005      	b.n	8009748 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800973c:	6839      	ldr	r1, [r7, #0]
 800973e:	6878      	ldr	r0, [r7, #4]
 8009740:	f000 fb79 	bl	8009e36 <USBD_CtlError>
      break;
 8009744:	e000      	b.n	8009748 <USBD_StdEPReq+0x334>
      break;
 8009746:	bf00      	nop
  }

  return ret;
 8009748:	7bfb      	ldrb	r3, [r7, #15]
}
 800974a:	4618      	mov	r0, r3
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
	...

08009754 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b084      	sub	sp, #16
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
 800975c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800975e:	2300      	movs	r3, #0
 8009760:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009762:	2300      	movs	r3, #0
 8009764:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009766:	2300      	movs	r3, #0
 8009768:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	885b      	ldrh	r3, [r3, #2]
 800976e:	0a1b      	lsrs	r3, r3, #8
 8009770:	b29b      	uxth	r3, r3
 8009772:	3b01      	subs	r3, #1
 8009774:	2b0e      	cmp	r3, #14
 8009776:	f200 8152 	bhi.w	8009a1e <USBD_GetDescriptor+0x2ca>
 800977a:	a201      	add	r2, pc, #4	@ (adr r2, 8009780 <USBD_GetDescriptor+0x2c>)
 800977c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009780:	080097f1 	.word	0x080097f1
 8009784:	08009809 	.word	0x08009809
 8009788:	08009849 	.word	0x08009849
 800978c:	08009a1f 	.word	0x08009a1f
 8009790:	08009a1f 	.word	0x08009a1f
 8009794:	080099bf 	.word	0x080099bf
 8009798:	080099eb 	.word	0x080099eb
 800979c:	08009a1f 	.word	0x08009a1f
 80097a0:	08009a1f 	.word	0x08009a1f
 80097a4:	08009a1f 	.word	0x08009a1f
 80097a8:	08009a1f 	.word	0x08009a1f
 80097ac:	08009a1f 	.word	0x08009a1f
 80097b0:	08009a1f 	.word	0x08009a1f
 80097b4:	08009a1f 	.word	0x08009a1f
 80097b8:	080097bd 	.word	0x080097bd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097c2:	69db      	ldr	r3, [r3, #28]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d00b      	beq.n	80097e0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097ce:	69db      	ldr	r3, [r3, #28]
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	7c12      	ldrb	r2, [r2, #16]
 80097d4:	f107 0108 	add.w	r1, r7, #8
 80097d8:	4610      	mov	r0, r2
 80097da:	4798      	blx	r3
 80097dc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80097de:	e126      	b.n	8009a2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80097e0:	6839      	ldr	r1, [r7, #0]
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f000 fb27 	bl	8009e36 <USBD_CtlError>
        err++;
 80097e8:	7afb      	ldrb	r3, [r7, #11]
 80097ea:	3301      	adds	r3, #1
 80097ec:	72fb      	strb	r3, [r7, #11]
      break;
 80097ee:	e11e      	b.n	8009a2e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	687a      	ldr	r2, [r7, #4]
 80097fa:	7c12      	ldrb	r2, [r2, #16]
 80097fc:	f107 0108 	add.w	r1, r7, #8
 8009800:	4610      	mov	r0, r2
 8009802:	4798      	blx	r3
 8009804:	60f8      	str	r0, [r7, #12]
      break;
 8009806:	e112      	b.n	8009a2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	7c1b      	ldrb	r3, [r3, #16]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d10d      	bne.n	800982c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009818:	f107 0208 	add.w	r2, r7, #8
 800981c:	4610      	mov	r0, r2
 800981e:	4798      	blx	r3
 8009820:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	3301      	adds	r3, #1
 8009826:	2202      	movs	r2, #2
 8009828:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800982a:	e100      	b.n	8009a2e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009834:	f107 0208 	add.w	r2, r7, #8
 8009838:	4610      	mov	r0, r2
 800983a:	4798      	blx	r3
 800983c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	3301      	adds	r3, #1
 8009842:	2202      	movs	r2, #2
 8009844:	701a      	strb	r2, [r3, #0]
      break;
 8009846:	e0f2      	b.n	8009a2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	885b      	ldrh	r3, [r3, #2]
 800984c:	b2db      	uxtb	r3, r3
 800984e:	2b05      	cmp	r3, #5
 8009850:	f200 80ac 	bhi.w	80099ac <USBD_GetDescriptor+0x258>
 8009854:	a201      	add	r2, pc, #4	@ (adr r2, 800985c <USBD_GetDescriptor+0x108>)
 8009856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985a:	bf00      	nop
 800985c:	08009875 	.word	0x08009875
 8009860:	080098a9 	.word	0x080098a9
 8009864:	080098dd 	.word	0x080098dd
 8009868:	08009911 	.word	0x08009911
 800986c:	08009945 	.word	0x08009945
 8009870:	08009979 	.word	0x08009979
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00b      	beq.n	8009898 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009886:	685b      	ldr	r3, [r3, #4]
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	7c12      	ldrb	r2, [r2, #16]
 800988c:	f107 0108 	add.w	r1, r7, #8
 8009890:	4610      	mov	r0, r2
 8009892:	4798      	blx	r3
 8009894:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009896:	e091      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009898:	6839      	ldr	r1, [r7, #0]
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 facb 	bl	8009e36 <USBD_CtlError>
            err++;
 80098a0:	7afb      	ldrb	r3, [r7, #11]
 80098a2:	3301      	adds	r3, #1
 80098a4:	72fb      	strb	r3, [r7, #11]
          break;
 80098a6:	e089      	b.n	80099bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d00b      	beq.n	80098cc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ba:	689b      	ldr	r3, [r3, #8]
 80098bc:	687a      	ldr	r2, [r7, #4]
 80098be:	7c12      	ldrb	r2, [r2, #16]
 80098c0:	f107 0108 	add.w	r1, r7, #8
 80098c4:	4610      	mov	r0, r2
 80098c6:	4798      	blx	r3
 80098c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ca:	e077      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80098cc:	6839      	ldr	r1, [r7, #0]
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 fab1 	bl	8009e36 <USBD_CtlError>
            err++;
 80098d4:	7afb      	ldrb	r3, [r7, #11]
 80098d6:	3301      	adds	r3, #1
 80098d8:	72fb      	strb	r3, [r7, #11]
          break;
 80098da:	e06f      	b.n	80099bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e2:	68db      	ldr	r3, [r3, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	7c12      	ldrb	r2, [r2, #16]
 80098f4:	f107 0108 	add.w	r1, r7, #8
 80098f8:	4610      	mov	r0, r2
 80098fa:	4798      	blx	r3
 80098fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098fe:	e05d      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 fa97 	bl	8009e36 <USBD_CtlError>
            err++;
 8009908:	7afb      	ldrb	r3, [r7, #11]
 800990a:	3301      	adds	r3, #1
 800990c:	72fb      	strb	r3, [r7, #11]
          break;
 800990e:	e055      	b.n	80099bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009916:	691b      	ldr	r3, [r3, #16]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d00b      	beq.n	8009934 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009922:	691b      	ldr	r3, [r3, #16]
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	7c12      	ldrb	r2, [r2, #16]
 8009928:	f107 0108 	add.w	r1, r7, #8
 800992c:	4610      	mov	r0, r2
 800992e:	4798      	blx	r3
 8009930:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009932:	e043      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009934:	6839      	ldr	r1, [r7, #0]
 8009936:	6878      	ldr	r0, [r7, #4]
 8009938:	f000 fa7d 	bl	8009e36 <USBD_CtlError>
            err++;
 800993c:	7afb      	ldrb	r3, [r7, #11]
 800993e:	3301      	adds	r3, #1
 8009940:	72fb      	strb	r3, [r7, #11]
          break;
 8009942:	e03b      	b.n	80099bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800994a:	695b      	ldr	r3, [r3, #20]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00b      	beq.n	8009968 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009956:	695b      	ldr	r3, [r3, #20]
 8009958:	687a      	ldr	r2, [r7, #4]
 800995a:	7c12      	ldrb	r2, [r2, #16]
 800995c:	f107 0108 	add.w	r1, r7, #8
 8009960:	4610      	mov	r0, r2
 8009962:	4798      	blx	r3
 8009964:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009966:	e029      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009968:	6839      	ldr	r1, [r7, #0]
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fa63 	bl	8009e36 <USBD_CtlError>
            err++;
 8009970:	7afb      	ldrb	r3, [r7, #11]
 8009972:	3301      	adds	r3, #1
 8009974:	72fb      	strb	r3, [r7, #11]
          break;
 8009976:	e021      	b.n	80099bc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800997e:	699b      	ldr	r3, [r3, #24]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800998a:	699b      	ldr	r3, [r3, #24]
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	7c12      	ldrb	r2, [r2, #16]
 8009990:	f107 0108 	add.w	r1, r7, #8
 8009994:	4610      	mov	r0, r2
 8009996:	4798      	blx	r3
 8009998:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800999a:	e00f      	b.n	80099bc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800999c:	6839      	ldr	r1, [r7, #0]
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fa49 	bl	8009e36 <USBD_CtlError>
            err++;
 80099a4:	7afb      	ldrb	r3, [r7, #11]
 80099a6:	3301      	adds	r3, #1
 80099a8:	72fb      	strb	r3, [r7, #11]
          break;
 80099aa:	e007      	b.n	80099bc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80099ac:	6839      	ldr	r1, [r7, #0]
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fa41 	bl	8009e36 <USBD_CtlError>
          err++;
 80099b4:	7afb      	ldrb	r3, [r7, #11]
 80099b6:	3301      	adds	r3, #1
 80099b8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80099ba:	bf00      	nop
      }
      break;
 80099bc:	e037      	b.n	8009a2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	7c1b      	ldrb	r3, [r3, #16]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d109      	bne.n	80099da <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ce:	f107 0208 	add.w	r2, r7, #8
 80099d2:	4610      	mov	r0, r2
 80099d4:	4798      	blx	r3
 80099d6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099d8:	e029      	b.n	8009a2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80099da:	6839      	ldr	r1, [r7, #0]
 80099dc:	6878      	ldr	r0, [r7, #4]
 80099de:	f000 fa2a 	bl	8009e36 <USBD_CtlError>
        err++;
 80099e2:	7afb      	ldrb	r3, [r7, #11]
 80099e4:	3301      	adds	r3, #1
 80099e6:	72fb      	strb	r3, [r7, #11]
      break;
 80099e8:	e021      	b.n	8009a2e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	7c1b      	ldrb	r3, [r3, #16]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d10d      	bne.n	8009a0e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80099f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099fa:	f107 0208 	add.w	r2, r7, #8
 80099fe:	4610      	mov	r0, r2
 8009a00:	4798      	blx	r3
 8009a02:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	3301      	adds	r3, #1
 8009a08:	2207      	movs	r2, #7
 8009a0a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a0c:	e00f      	b.n	8009a2e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009a0e:	6839      	ldr	r1, [r7, #0]
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fa10 	bl	8009e36 <USBD_CtlError>
        err++;
 8009a16:	7afb      	ldrb	r3, [r7, #11]
 8009a18:	3301      	adds	r3, #1
 8009a1a:	72fb      	strb	r3, [r7, #11]
      break;
 8009a1c:	e007      	b.n	8009a2e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009a1e:	6839      	ldr	r1, [r7, #0]
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fa08 	bl	8009e36 <USBD_CtlError>
      err++;
 8009a26:	7afb      	ldrb	r3, [r7, #11]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	72fb      	strb	r3, [r7, #11]
      break;
 8009a2c:	bf00      	nop
  }

  if (err != 0U)
 8009a2e:	7afb      	ldrb	r3, [r7, #11]
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d11e      	bne.n	8009a72 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	88db      	ldrh	r3, [r3, #6]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d016      	beq.n	8009a6a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009a3c:	893b      	ldrh	r3, [r7, #8]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00e      	beq.n	8009a60 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	88da      	ldrh	r2, [r3, #6]
 8009a46:	893b      	ldrh	r3, [r7, #8]
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	bf28      	it	cs
 8009a4c:	4613      	movcs	r3, r2
 8009a4e:	b29b      	uxth	r3, r3
 8009a50:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a52:	893b      	ldrh	r3, [r7, #8]
 8009a54:	461a      	mov	r2, r3
 8009a56:	68f9      	ldr	r1, [r7, #12]
 8009a58:	6878      	ldr	r0, [r7, #4]
 8009a5a:	f000 fa69 	bl	8009f30 <USBD_CtlSendData>
 8009a5e:	e009      	b.n	8009a74 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009a60:	6839      	ldr	r1, [r7, #0]
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 f9e7 	bl	8009e36 <USBD_CtlError>
 8009a68:	e004      	b.n	8009a74 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 fac1 	bl	8009ff2 <USBD_CtlSendStatus>
 8009a70:	e000      	b.n	8009a74 <USBD_GetDescriptor+0x320>
    return;
 8009a72:	bf00      	nop
  }
}
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
 8009a7a:	bf00      	nop

08009a7c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	889b      	ldrh	r3, [r3, #4]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d131      	bne.n	8009af2 <USBD_SetAddress+0x76>
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	88db      	ldrh	r3, [r3, #6]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d12d      	bne.n	8009af2 <USBD_SetAddress+0x76>
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	885b      	ldrh	r3, [r3, #2]
 8009a9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8009a9c:	d829      	bhi.n	8009af2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	885b      	ldrh	r3, [r3, #2]
 8009aa2:	b2db      	uxtb	r3, r3
 8009aa4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009aa8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b03      	cmp	r3, #3
 8009ab4:	d104      	bne.n	8009ac0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009ab6:	6839      	ldr	r1, [r7, #0]
 8009ab8:	6878      	ldr	r0, [r7, #4]
 8009aba:	f000 f9bc 	bl	8009e36 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009abe:	e01d      	b.n	8009afc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	7bfa      	ldrb	r2, [r7, #15]
 8009ac4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
 8009aca:	4619      	mov	r1, r3
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 ff65 	bl	800a99c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 fa8d 	bl	8009ff2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009ad8:	7bfb      	ldrb	r3, [r7, #15]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d004      	beq.n	8009ae8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2202      	movs	r2, #2
 8009ae2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ae6:	e009      	b.n	8009afc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2201      	movs	r2, #1
 8009aec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af0:	e004      	b.n	8009afc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009af2:	6839      	ldr	r1, [r7, #0]
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f99e 	bl	8009e36 <USBD_CtlError>
  }
}
 8009afa:	bf00      	nop
 8009afc:	bf00      	nop
 8009afe:	3710      	adds	r7, #16
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}

08009b04 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b084      	sub	sp, #16
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
 8009b0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b12:	683b      	ldr	r3, [r7, #0]
 8009b14:	885b      	ldrh	r3, [r3, #2]
 8009b16:	b2da      	uxtb	r2, r3
 8009b18:	4b4e      	ldr	r3, [pc, #312]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b1a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b1e:	781b      	ldrb	r3, [r3, #0]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d905      	bls.n	8009b30 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009b24:	6839      	ldr	r1, [r7, #0]
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f985 	bl	8009e36 <USBD_CtlError>
    return USBD_FAIL;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	e08c      	b.n	8009c4a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b36:	b2db      	uxtb	r3, r3
 8009b38:	2b02      	cmp	r3, #2
 8009b3a:	d002      	beq.n	8009b42 <USBD_SetConfig+0x3e>
 8009b3c:	2b03      	cmp	r3, #3
 8009b3e:	d029      	beq.n	8009b94 <USBD_SetConfig+0x90>
 8009b40:	e075      	b.n	8009c2e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009b42:	4b44      	ldr	r3, [pc, #272]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b44:	781b      	ldrb	r3, [r3, #0]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d020      	beq.n	8009b8c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009b4a:	4b42      	ldr	r3, [pc, #264]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	461a      	mov	r2, r3
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009b54:	4b3f      	ldr	r3, [pc, #252]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	4619      	mov	r1, r3
 8009b5a:	6878      	ldr	r0, [r7, #4]
 8009b5c:	f7fe ffa3 	bl	8008aa6 <USBD_SetClassConfig>
 8009b60:	4603      	mov	r3, r0
 8009b62:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009b64:	7bfb      	ldrb	r3, [r7, #15]
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d008      	beq.n	8009b7c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009b6a:	6839      	ldr	r1, [r7, #0]
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f000 f962 	bl	8009e36 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2202      	movs	r2, #2
 8009b76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009b7a:	e065      	b.n	8009c48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 fa38 	bl	8009ff2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2203      	movs	r2, #3
 8009b86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009b8a:	e05d      	b.n	8009c48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 fa30 	bl	8009ff2 <USBD_CtlSendStatus>
      break;
 8009b92:	e059      	b.n	8009c48 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009b94:	4b2f      	ldr	r3, [pc, #188]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d112      	bne.n	8009bc2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2202      	movs	r2, #2
 8009ba0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	461a      	mov	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009bae:	4b29      	ldr	r3, [pc, #164]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f7fe ff92 	bl	8008ade <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 fa19 	bl	8009ff2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009bc0:	e042      	b.n	8009c48 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009bc2:	4b24      	ldr	r3, [pc, #144]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d02a      	beq.n	8009c26 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7fe ff80 	bl	8008ade <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009bde:	4b1d      	ldr	r3, [pc, #116]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	461a      	mov	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009be8:	4b1a      	ldr	r3, [pc, #104]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7fe ff59 	bl	8008aa6 <USBD_SetClassConfig>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009bf8:	7bfb      	ldrb	r3, [r7, #15]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00f      	beq.n	8009c1e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009bfe:	6839      	ldr	r1, [r7, #0]
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f000 f918 	bl	8009e36 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	b2db      	uxtb	r3, r3
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f7fe ff65 	bl	8008ade <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2202      	movs	r2, #2
 8009c18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009c1c:	e014      	b.n	8009c48 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 f9e7 	bl	8009ff2 <USBD_CtlSendStatus>
      break;
 8009c24:	e010      	b.n	8009c48 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 f9e3 	bl	8009ff2 <USBD_CtlSendStatus>
      break;
 8009c2c:	e00c      	b.n	8009c48 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 f900 	bl	8009e36 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009c36:	4b07      	ldr	r3, [pc, #28]	@ (8009c54 <USBD_SetConfig+0x150>)
 8009c38:	781b      	ldrb	r3, [r3, #0]
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7fe ff4e 	bl	8008ade <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009c42:	2303      	movs	r3, #3
 8009c44:	73fb      	strb	r3, [r7, #15]
      break;
 8009c46:	bf00      	nop
  }

  return ret;
 8009c48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3710      	adds	r7, #16
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	20000368 	.word	0x20000368

08009c58 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c62:	683b      	ldr	r3, [r7, #0]
 8009c64:	88db      	ldrh	r3, [r3, #6]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d004      	beq.n	8009c74 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c6a:	6839      	ldr	r1, [r7, #0]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 f8e2 	bl	8009e36 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c72:	e023      	b.n	8009cbc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	dc02      	bgt.n	8009c86 <USBD_GetConfig+0x2e>
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	dc03      	bgt.n	8009c8c <USBD_GetConfig+0x34>
 8009c84:	e015      	b.n	8009cb2 <USBD_GetConfig+0x5a>
 8009c86:	2b03      	cmp	r3, #3
 8009c88:	d00b      	beq.n	8009ca2 <USBD_GetConfig+0x4a>
 8009c8a:	e012      	b.n	8009cb2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	3308      	adds	r3, #8
 8009c96:	2201      	movs	r2, #1
 8009c98:	4619      	mov	r1, r3
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 f948 	bl	8009f30 <USBD_CtlSendData>
        break;
 8009ca0:	e00c      	b.n	8009cbc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	3304      	adds	r3, #4
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	4619      	mov	r1, r3
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f940 	bl	8009f30 <USBD_CtlSendData>
        break;
 8009cb0:	e004      	b.n	8009cbc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009cb2:	6839      	ldr	r1, [r7, #0]
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 f8be 	bl	8009e36 <USBD_CtlError>
        break;
 8009cba:	bf00      	nop
}
 8009cbc:	bf00      	nop
 8009cbe:	3708      	adds	r7, #8
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	3b01      	subs	r3, #1
 8009cd8:	2b02      	cmp	r3, #2
 8009cda:	d81e      	bhi.n	8009d1a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	88db      	ldrh	r3, [r3, #6]
 8009ce0:	2b02      	cmp	r3, #2
 8009ce2:	d004      	beq.n	8009cee <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009ce4:	6839      	ldr	r1, [r7, #0]
 8009ce6:	6878      	ldr	r0, [r7, #4]
 8009ce8:	f000 f8a5 	bl	8009e36 <USBD_CtlError>
        break;
 8009cec:	e01a      	b.n	8009d24 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	2201      	movs	r2, #1
 8009cf2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d005      	beq.n	8009d0a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	f043 0202 	orr.w	r2, r3, #2
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	330c      	adds	r3, #12
 8009d0e:	2202      	movs	r2, #2
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f000 f90c 	bl	8009f30 <USBD_CtlSendData>
      break;
 8009d18:	e004      	b.n	8009d24 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009d1a:	6839      	ldr	r1, [r7, #0]
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f000 f88a 	bl	8009e36 <USBD_CtlError>
      break;
 8009d22:	bf00      	nop
  }
}
 8009d24:	bf00      	nop
 8009d26:	3708      	adds	r7, #8
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d36:	683b      	ldr	r3, [r7, #0]
 8009d38:	885b      	ldrh	r3, [r3, #2]
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d107      	bne.n	8009d4e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2201      	movs	r2, #1
 8009d42:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009d46:	6878      	ldr	r0, [r7, #4]
 8009d48:	f000 f953 	bl	8009ff2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009d4c:	e013      	b.n	8009d76 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009d4e:	683b      	ldr	r3, [r7, #0]
 8009d50:	885b      	ldrh	r3, [r3, #2]
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d10b      	bne.n	8009d6e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	889b      	ldrh	r3, [r3, #4]
 8009d5a:	0a1b      	lsrs	r3, r3, #8
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	b2da      	uxtb	r2, r3
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f000 f943 	bl	8009ff2 <USBD_CtlSendStatus>
}
 8009d6c:	e003      	b.n	8009d76 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009d6e:	6839      	ldr	r1, [r7, #0]
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f000 f860 	bl	8009e36 <USBD_CtlError>
}
 8009d76:	bf00      	nop
 8009d78:	3708      	adds	r7, #8
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d7e:	b580      	push	{r7, lr}
 8009d80:	b082      	sub	sp, #8
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
 8009d86:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	3b01      	subs	r3, #1
 8009d92:	2b02      	cmp	r3, #2
 8009d94:	d80b      	bhi.n	8009dae <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	885b      	ldrh	r3, [r3, #2]
 8009d9a:	2b01      	cmp	r3, #1
 8009d9c:	d10c      	bne.n	8009db8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f923 	bl	8009ff2 <USBD_CtlSendStatus>
      }
      break;
 8009dac:	e004      	b.n	8009db8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f840 	bl	8009e36 <USBD_CtlError>
      break;
 8009db6:	e000      	b.n	8009dba <USBD_ClrFeature+0x3c>
      break;
 8009db8:	bf00      	nop
  }
}
 8009dba:	bf00      	nop
 8009dbc:	3708      	adds	r7, #8
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}

08009dc2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009dc2:	b580      	push	{r7, lr}
 8009dc4:	b084      	sub	sp, #16
 8009dc6:	af00      	add	r7, sp, #0
 8009dc8:	6078      	str	r0, [r7, #4]
 8009dca:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	781a      	ldrb	r2, [r3, #0]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	3301      	adds	r3, #1
 8009ddc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	781a      	ldrb	r2, [r3, #0]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3301      	adds	r3, #1
 8009dea:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009dec:	68f8      	ldr	r0, [r7, #12]
 8009dee:	f7ff fa13 	bl	8009218 <SWAPBYTE>
 8009df2:	4603      	mov	r3, r0
 8009df4:	461a      	mov	r2, r3
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3301      	adds	r3, #1
 8009dfe:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	3301      	adds	r3, #1
 8009e04:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009e06:	68f8      	ldr	r0, [r7, #12]
 8009e08:	f7ff fa06 	bl	8009218 <SWAPBYTE>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	461a      	mov	r2, r3
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	3301      	adds	r3, #1
 8009e18:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	3301      	adds	r3, #1
 8009e1e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009e20:	68f8      	ldr	r0, [r7, #12]
 8009e22:	f7ff f9f9 	bl	8009218 <SWAPBYTE>
 8009e26:	4603      	mov	r3, r0
 8009e28:	461a      	mov	r2, r3
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	80da      	strh	r2, [r3, #6]
}
 8009e2e:	bf00      	nop
 8009e30:	3710      	adds	r7, #16
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}

08009e36 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e36:	b580      	push	{r7, lr}
 8009e38:	b082      	sub	sp, #8
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
 8009e3e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e40:	2180      	movs	r1, #128	@ 0x80
 8009e42:	6878      	ldr	r0, [r7, #4]
 8009e44:	f000 fd40 	bl	800a8c8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009e48:	2100      	movs	r1, #0
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 fd3c 	bl	800a8c8 <USBD_LL_StallEP>
}
 8009e50:	bf00      	nop
 8009e52:	3708      	adds	r7, #8
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bd80      	pop	{r7, pc}

08009e58 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b086      	sub	sp, #24
 8009e5c:	af00      	add	r7, sp, #0
 8009e5e:	60f8      	str	r0, [r7, #12]
 8009e60:	60b9      	str	r1, [r7, #8]
 8009e62:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e64:	2300      	movs	r3, #0
 8009e66:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d042      	beq.n	8009ef4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009e72:	6938      	ldr	r0, [r7, #16]
 8009e74:	f000 f842 	bl	8009efc <USBD_GetLen>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	3301      	adds	r3, #1
 8009e7c:	005b      	lsls	r3, r3, #1
 8009e7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009e82:	d808      	bhi.n	8009e96 <USBD_GetString+0x3e>
 8009e84:	6938      	ldr	r0, [r7, #16]
 8009e86:	f000 f839 	bl	8009efc <USBD_GetLen>
 8009e8a:	4603      	mov	r3, r0
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	b29b      	uxth	r3, r3
 8009e90:	005b      	lsls	r3, r3, #1
 8009e92:	b29a      	uxth	r2, r3
 8009e94:	e001      	b.n	8009e9a <USBD_GetString+0x42>
 8009e96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009e9e:	7dfb      	ldrb	r3, [r7, #23]
 8009ea0:	68ba      	ldr	r2, [r7, #8]
 8009ea2:	4413      	add	r3, r2
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	7812      	ldrb	r2, [r2, #0]
 8009ea8:	701a      	strb	r2, [r3, #0]
  idx++;
 8009eaa:	7dfb      	ldrb	r3, [r7, #23]
 8009eac:	3301      	adds	r3, #1
 8009eae:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009eb0:	7dfb      	ldrb	r3, [r7, #23]
 8009eb2:	68ba      	ldr	r2, [r7, #8]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	2203      	movs	r2, #3
 8009eb8:	701a      	strb	r2, [r3, #0]
  idx++;
 8009eba:	7dfb      	ldrb	r3, [r7, #23]
 8009ebc:	3301      	adds	r3, #1
 8009ebe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009ec0:	e013      	b.n	8009eea <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009ec2:	7dfb      	ldrb	r3, [r7, #23]
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	4413      	add	r3, r2
 8009ec8:	693a      	ldr	r2, [r7, #16]
 8009eca:	7812      	ldrb	r2, [r2, #0]
 8009ecc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	613b      	str	r3, [r7, #16]
    idx++;
 8009ed4:	7dfb      	ldrb	r3, [r7, #23]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009eda:	7dfb      	ldrb	r3, [r7, #23]
 8009edc:	68ba      	ldr	r2, [r7, #8]
 8009ede:	4413      	add	r3, r2
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	701a      	strb	r2, [r3, #0]
    idx++;
 8009ee4:	7dfb      	ldrb	r3, [r7, #23]
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009eea:	693b      	ldr	r3, [r7, #16]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d1e7      	bne.n	8009ec2 <USBD_GetString+0x6a>
 8009ef2:	e000      	b.n	8009ef6 <USBD_GetString+0x9e>
    return;
 8009ef4:	bf00      	nop
  }
}
 8009ef6:	3718      	adds	r7, #24
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	bd80      	pop	{r7, pc}

08009efc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009f04:	2300      	movs	r3, #0
 8009f06:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009f0c:	e005      	b.n	8009f1a <USBD_GetLen+0x1e>
  {
    len++;
 8009f0e:	7bfb      	ldrb	r3, [r7, #15]
 8009f10:	3301      	adds	r3, #1
 8009f12:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	3301      	adds	r3, #1
 8009f18:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009f1a:	68bb      	ldr	r3, [r7, #8]
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1f5      	bne.n	8009f0e <USBD_GetLen+0x12>
  }

  return len;
 8009f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3714      	adds	r7, #20
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	2202      	movs	r2, #2
 8009f40:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	68ba      	ldr	r2, [r7, #8]
 8009f4e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	68ba      	ldr	r2, [r7, #8]
 8009f5a:	2100      	movs	r1, #0
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	f000 fd3c 	bl	800a9da <USBD_LL_Transmit>

  return USBD_OK;
 8009f62:	2300      	movs	r3, #0
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3710      	adds	r7, #16
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	bd80      	pop	{r7, pc}

08009f6c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b084      	sub	sp, #16
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	60b9      	str	r1, [r7, #8]
 8009f76:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	68ba      	ldr	r2, [r7, #8]
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	68f8      	ldr	r0, [r7, #12]
 8009f80:	f000 fd2b 	bl	800a9da <USBD_LL_Transmit>

  return USBD_OK;
 8009f84:	2300      	movs	r3, #0
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}

08009f8e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009f8e:	b580      	push	{r7, lr}
 8009f90:	b084      	sub	sp, #16
 8009f92:	af00      	add	r7, sp, #0
 8009f94:	60f8      	str	r0, [r7, #12]
 8009f96:	60b9      	str	r1, [r7, #8]
 8009f98:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	2203      	movs	r2, #3
 8009f9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	68ba      	ldr	r2, [r7, #8]
 8009fae:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	687a      	ldr	r2, [r7, #4]
 8009fb6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68ba      	ldr	r2, [r7, #8]
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f000 fd2b 	bl	800aa1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fc6:	2300      	movs	r3, #0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3710      	adds	r7, #16
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}

08009fd0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b084      	sub	sp, #16
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	60f8      	str	r0, [r7, #12]
 8009fd8:	60b9      	str	r1, [r7, #8]
 8009fda:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68ba      	ldr	r2, [r7, #8]
 8009fe0:	2100      	movs	r1, #0
 8009fe2:	68f8      	ldr	r0, [r7, #12]
 8009fe4:	f000 fd1a 	bl	800aa1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3710      	adds	r7, #16
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}

08009ff2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009ff2:	b580      	push	{r7, lr}
 8009ff4:	b082      	sub	sp, #8
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2204      	movs	r2, #4
 8009ffe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a002:	2300      	movs	r3, #0
 800a004:	2200      	movs	r2, #0
 800a006:	2100      	movs	r1, #0
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 fce6 	bl	800a9da <USBD_LL_Transmit>

  return USBD_OK;
 800a00e:	2300      	movs	r3, #0
}
 800a010:	4618      	mov	r0, r3
 800a012:	3708      	adds	r7, #8
 800a014:	46bd      	mov	sp, r7
 800a016:	bd80      	pop	{r7, pc}

0800a018 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2205      	movs	r2, #5
 800a024:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a028:	2300      	movs	r3, #0
 800a02a:	2200      	movs	r2, #0
 800a02c:	2100      	movs	r1, #0
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f000 fcf4 	bl	800aa1c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a034:	2300      	movs	r3, #0
}
 800a036:	4618      	mov	r0, r3
 800a038:	3708      	adds	r7, #8
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
	...

0800a040 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a044:	2200      	movs	r2, #0
 800a046:	4912      	ldr	r1, [pc, #72]	@ (800a090 <MX_USB_DEVICE_Init+0x50>)
 800a048:	4812      	ldr	r0, [pc, #72]	@ (800a094 <MX_USB_DEVICE_Init+0x54>)
 800a04a:	f7fe fcaf 	bl	80089ac <USBD_Init>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d001      	beq.n	800a058 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a054:	f7f8 fbd0 	bl	80027f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a058:	490f      	ldr	r1, [pc, #60]	@ (800a098 <MX_USB_DEVICE_Init+0x58>)
 800a05a:	480e      	ldr	r0, [pc, #56]	@ (800a094 <MX_USB_DEVICE_Init+0x54>)
 800a05c:	f7fe fcd6 	bl	8008a0c <USBD_RegisterClass>
 800a060:	4603      	mov	r3, r0
 800a062:	2b00      	cmp	r3, #0
 800a064:	d001      	beq.n	800a06a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a066:	f7f8 fbc7 	bl	80027f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a06a:	490c      	ldr	r1, [pc, #48]	@ (800a09c <MX_USB_DEVICE_Init+0x5c>)
 800a06c:	4809      	ldr	r0, [pc, #36]	@ (800a094 <MX_USB_DEVICE_Init+0x54>)
 800a06e:	f7fe fbcd 	bl	800880c <USBD_CDC_RegisterInterface>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d001      	beq.n	800a07c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a078:	f7f8 fbbe 	bl	80027f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a07c:	4805      	ldr	r0, [pc, #20]	@ (800a094 <MX_USB_DEVICE_Init+0x54>)
 800a07e:	f7fe fcfb 	bl	8008a78 <USBD_Start>
 800a082:	4603      	mov	r3, r0
 800a084:	2b00      	cmp	r3, #0
 800a086:	d001      	beq.n	800a08c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a088:	f7f8 fbb6 	bl	80027f8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a08c:	bf00      	nop
 800a08e:	bd80      	pop	{r7, pc}
 800a090:	200000e0 	.word	0x200000e0
 800a094:	2000036c 	.word	0x2000036c
 800a098:	2000004c 	.word	0x2000004c
 800a09c:	200000cc 	.word	0x200000cc

0800a0a0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	4905      	ldr	r1, [pc, #20]	@ (800a0bc <CDC_Init_FS+0x1c>)
 800a0a8:	4805      	ldr	r0, [pc, #20]	@ (800a0c0 <CDC_Init_FS+0x20>)
 800a0aa:	f7fe fbc9 	bl	8008840 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a0ae:	4905      	ldr	r1, [pc, #20]	@ (800a0c4 <CDC_Init_FS+0x24>)
 800a0b0:	4803      	ldr	r0, [pc, #12]	@ (800a0c0 <CDC_Init_FS+0x20>)
 800a0b2:	f7fe fbe7 	bl	8008884 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a0b6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	20000e48 	.word	0x20000e48
 800a0c0:	2000036c 	.word	0x2000036c
 800a0c4:	20000648 	.word	0x20000648

0800a0c8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a0cc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d6:	4770      	bx	lr

0800a0d8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a0d8:	b480      	push	{r7}
 800a0da:	b083      	sub	sp, #12
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	4603      	mov	r3, r0
 800a0e0:	6039      	str	r1, [r7, #0]
 800a0e2:	71fb      	strb	r3, [r7, #7]
 800a0e4:	4613      	mov	r3, r2
 800a0e6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a0e8:	79fb      	ldrb	r3, [r7, #7]
 800a0ea:	2b23      	cmp	r3, #35	@ 0x23
 800a0ec:	d84a      	bhi.n	800a184 <CDC_Control_FS+0xac>
 800a0ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a0f4 <CDC_Control_FS+0x1c>)
 800a0f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0f4:	0800a185 	.word	0x0800a185
 800a0f8:	0800a185 	.word	0x0800a185
 800a0fc:	0800a185 	.word	0x0800a185
 800a100:	0800a185 	.word	0x0800a185
 800a104:	0800a185 	.word	0x0800a185
 800a108:	0800a185 	.word	0x0800a185
 800a10c:	0800a185 	.word	0x0800a185
 800a110:	0800a185 	.word	0x0800a185
 800a114:	0800a185 	.word	0x0800a185
 800a118:	0800a185 	.word	0x0800a185
 800a11c:	0800a185 	.word	0x0800a185
 800a120:	0800a185 	.word	0x0800a185
 800a124:	0800a185 	.word	0x0800a185
 800a128:	0800a185 	.word	0x0800a185
 800a12c:	0800a185 	.word	0x0800a185
 800a130:	0800a185 	.word	0x0800a185
 800a134:	0800a185 	.word	0x0800a185
 800a138:	0800a185 	.word	0x0800a185
 800a13c:	0800a185 	.word	0x0800a185
 800a140:	0800a185 	.word	0x0800a185
 800a144:	0800a185 	.word	0x0800a185
 800a148:	0800a185 	.word	0x0800a185
 800a14c:	0800a185 	.word	0x0800a185
 800a150:	0800a185 	.word	0x0800a185
 800a154:	0800a185 	.word	0x0800a185
 800a158:	0800a185 	.word	0x0800a185
 800a15c:	0800a185 	.word	0x0800a185
 800a160:	0800a185 	.word	0x0800a185
 800a164:	0800a185 	.word	0x0800a185
 800a168:	0800a185 	.word	0x0800a185
 800a16c:	0800a185 	.word	0x0800a185
 800a170:	0800a185 	.word	0x0800a185
 800a174:	0800a185 	.word	0x0800a185
 800a178:	0800a185 	.word	0x0800a185
 800a17c:	0800a185 	.word	0x0800a185
 800a180:	0800a185 	.word	0x0800a185
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a184:	bf00      	nop
  }

  return (USBD_OK);
 800a186:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a188:	4618      	mov	r0, r3
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr

0800a194 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a19e:	6879      	ldr	r1, [r7, #4]
 800a1a0:	4805      	ldr	r0, [pc, #20]	@ (800a1b8 <CDC_Receive_FS+0x24>)
 800a1a2:	f7fe fb6f 	bl	8008884 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a1a6:	4804      	ldr	r0, [pc, #16]	@ (800a1b8 <CDC_Receive_FS+0x24>)
 800a1a8:	f7fe fbca 	bl	8008940 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a1ac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
 800a1b6:	bf00      	nop
 800a1b8:	2000036c 	.word	0x2000036c

0800a1bc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	460b      	mov	r3, r1
 800a1c6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a1cc:	4b0d      	ldr	r3, [pc, #52]	@ (800a204 <CDC_Transmit_FS+0x48>)
 800a1ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a1d2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d001      	beq.n	800a1e2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e00b      	b.n	800a1fa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a1e2:	887b      	ldrh	r3, [r7, #2]
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	6879      	ldr	r1, [r7, #4]
 800a1e8:	4806      	ldr	r0, [pc, #24]	@ (800a204 <CDC_Transmit_FS+0x48>)
 800a1ea:	f7fe fb29 	bl	8008840 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a1ee:	4805      	ldr	r0, [pc, #20]	@ (800a204 <CDC_Transmit_FS+0x48>)
 800a1f0:	f7fe fb66 	bl	80088c0 <USBD_CDC_TransmitPacket>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a1f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3710      	adds	r7, #16
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}
 800a202:	bf00      	nop
 800a204:	2000036c 	.word	0x2000036c

0800a208 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a208:	b480      	push	{r7}
 800a20a:	b087      	sub	sp, #28
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	60f8      	str	r0, [r7, #12]
 800a210:	60b9      	str	r1, [r7, #8]
 800a212:	4613      	mov	r3, r2
 800a214:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a216:	2300      	movs	r3, #0
 800a218:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a21a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a21e:	4618      	mov	r0, r3
 800a220:	371c      	adds	r7, #28
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch) {
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b084      	sub	sp, #16
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
    uint8_t c = ch;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	b2db      	uxtb	r3, r3
 800a236:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a238:	e002      	b.n	800a240 <__io_putchar+0x16>
        HAL_Delay(1);
 800a23a:	2001      	movs	r0, #1
 800a23c:	f7f8 fd40 	bl	8002cc0 <HAL_Delay>
    while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a240:	f107 030f 	add.w	r3, r7, #15
 800a244:	2101      	movs	r1, #1
 800a246:	4618      	mov	r0, r3
 800a248:	f7ff ffb8 	bl	800a1bc <CDC_Transmit_FS>
 800a24c:	4603      	mov	r3, r0
 800a24e:	2b01      	cmp	r3, #1
 800a250:	d0f3      	beq.n	800a23a <__io_putchar+0x10>
    }
    return ch;
 800a252:	687b      	ldr	r3, [r7, #4]
}
 800a254:	4618      	mov	r0, r3
 800a256:	3710      	adds	r7, #16
 800a258:	46bd      	mov	sp, r7
 800a25a:	bd80      	pop	{r7, pc}

0800a25c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	4603      	mov	r3, r0
 800a264:	6039      	str	r1, [r7, #0]
 800a266:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	2212      	movs	r2, #18
 800a26c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a26e:	4b03      	ldr	r3, [pc, #12]	@ (800a27c <USBD_FS_DeviceDescriptor+0x20>)
}
 800a270:	4618      	mov	r0, r3
 800a272:	370c      	adds	r7, #12
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr
 800a27c:	20000100 	.word	0x20000100

0800a280 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	4603      	mov	r3, r0
 800a288:	6039      	str	r1, [r7, #0]
 800a28a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	2204      	movs	r2, #4
 800a290:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a292:	4b03      	ldr	r3, [pc, #12]	@ (800a2a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a294:	4618      	mov	r0, r3
 800a296:	370c      	adds	r7, #12
 800a298:	46bd      	mov	sp, r7
 800a29a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29e:	4770      	bx	lr
 800a2a0:	20000120 	.word	0x20000120

0800a2a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b082      	sub	sp, #8
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	6039      	str	r1, [r7, #0]
 800a2ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2b0:	79fb      	ldrb	r3, [r7, #7]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d105      	bne.n	800a2c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2b6:	683a      	ldr	r2, [r7, #0]
 800a2b8:	4907      	ldr	r1, [pc, #28]	@ (800a2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800a2ba:	4808      	ldr	r0, [pc, #32]	@ (800a2dc <USBD_FS_ProductStrDescriptor+0x38>)
 800a2bc:	f7ff fdcc 	bl	8009e58 <USBD_GetString>
 800a2c0:	e004      	b.n	800a2cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a2c2:	683a      	ldr	r2, [r7, #0]
 800a2c4:	4904      	ldr	r1, [pc, #16]	@ (800a2d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800a2c6:	4805      	ldr	r0, [pc, #20]	@ (800a2dc <USBD_FS_ProductStrDescriptor+0x38>)
 800a2c8:	f7ff fdc6 	bl	8009e58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2cc:	4b02      	ldr	r3, [pc, #8]	@ (800a2d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	20001648 	.word	0x20001648
 800a2dc:	0800be80 	.word	0x0800be80

0800a2e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b082      	sub	sp, #8
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	6039      	str	r1, [r7, #0]
 800a2ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	4904      	ldr	r1, [pc, #16]	@ (800a300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a2f0:	4804      	ldr	r0, [pc, #16]	@ (800a304 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a2f2:	f7ff fdb1 	bl	8009e58 <USBD_GetString>
  return USBD_StrDesc;
 800a2f6:	4b02      	ldr	r3, [pc, #8]	@ (800a300 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3708      	adds	r7, #8
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}
 800a300:	20001648 	.word	0x20001648
 800a304:	0800be98 	.word	0x0800be98

0800a308 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b082      	sub	sp, #8
 800a30c:	af00      	add	r7, sp, #0
 800a30e:	4603      	mov	r3, r0
 800a310:	6039      	str	r1, [r7, #0]
 800a312:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	221a      	movs	r2, #26
 800a318:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a31a:	f000 f855 	bl	800a3c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a31e:	4b02      	ldr	r3, [pc, #8]	@ (800a328 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a320:	4618      	mov	r0, r3
 800a322:	3708      	adds	r7, #8
 800a324:	46bd      	mov	sp, r7
 800a326:	bd80      	pop	{r7, pc}
 800a328:	20000124 	.word	0x20000124

0800a32c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
 800a332:	4603      	mov	r3, r0
 800a334:	6039      	str	r1, [r7, #0]
 800a336:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a338:	79fb      	ldrb	r3, [r7, #7]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d105      	bne.n	800a34a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a33e:	683a      	ldr	r2, [r7, #0]
 800a340:	4907      	ldr	r1, [pc, #28]	@ (800a360 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a342:	4808      	ldr	r0, [pc, #32]	@ (800a364 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a344:	f7ff fd88 	bl	8009e58 <USBD_GetString>
 800a348:	e004      	b.n	800a354 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a34a:	683a      	ldr	r2, [r7, #0]
 800a34c:	4904      	ldr	r1, [pc, #16]	@ (800a360 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a34e:	4805      	ldr	r0, [pc, #20]	@ (800a364 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a350:	f7ff fd82 	bl	8009e58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a354:	4b02      	ldr	r3, [pc, #8]	@ (800a360 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a356:	4618      	mov	r0, r3
 800a358:	3708      	adds	r7, #8
 800a35a:	46bd      	mov	sp, r7
 800a35c:	bd80      	pop	{r7, pc}
 800a35e:	bf00      	nop
 800a360:	20001648 	.word	0x20001648
 800a364:	0800beac 	.word	0x0800beac

0800a368 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b082      	sub	sp, #8
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	4603      	mov	r3, r0
 800a370:	6039      	str	r1, [r7, #0]
 800a372:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a374:	79fb      	ldrb	r3, [r7, #7]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d105      	bne.n	800a386 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	4907      	ldr	r1, [pc, #28]	@ (800a39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a37e:	4808      	ldr	r0, [pc, #32]	@ (800a3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a380:	f7ff fd6a 	bl	8009e58 <USBD_GetString>
 800a384:	e004      	b.n	800a390 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a386:	683a      	ldr	r2, [r7, #0]
 800a388:	4904      	ldr	r1, [pc, #16]	@ (800a39c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a38a:	4805      	ldr	r0, [pc, #20]	@ (800a3a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a38c:	f7ff fd64 	bl	8009e58 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a390:	4b02      	ldr	r3, [pc, #8]	@ (800a39c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a392:	4618      	mov	r0, r3
 800a394:	3708      	adds	r7, #8
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop
 800a39c:	20001648 	.word	0x20001648
 800a3a0:	0800beb8 	.word	0x0800beb8

0800a3a4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b083      	sub	sp, #12
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	6039      	str	r1, [r7, #0]
 800a3ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	220c      	movs	r2, #12
 800a3b4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a3b6:	4b03      	ldr	r3, [pc, #12]	@ (800a3c4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	370c      	adds	r7, #12
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr
 800a3c4:	20000114 	.word	0x20000114

0800a3c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a3ce:	4b0f      	ldr	r3, [pc, #60]	@ (800a40c <Get_SerialNum+0x44>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a3d4:	4b0e      	ldr	r3, [pc, #56]	@ (800a410 <Get_SerialNum+0x48>)
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a3da:	4b0e      	ldr	r3, [pc, #56]	@ (800a414 <Get_SerialNum+0x4c>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a3e0:	68fa      	ldr	r2, [r7, #12]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	4413      	add	r3, r2
 800a3e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d009      	beq.n	800a402 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a3ee:	2208      	movs	r2, #8
 800a3f0:	4909      	ldr	r1, [pc, #36]	@ (800a418 <Get_SerialNum+0x50>)
 800a3f2:	68f8      	ldr	r0, [r7, #12]
 800a3f4:	f000 f814 	bl	800a420 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a3f8:	2204      	movs	r2, #4
 800a3fa:	4908      	ldr	r1, [pc, #32]	@ (800a41c <Get_SerialNum+0x54>)
 800a3fc:	68b8      	ldr	r0, [r7, #8]
 800a3fe:	f000 f80f 	bl	800a420 <IntToUnicode>
  }
}
 800a402:	bf00      	nop
 800a404:	3710      	adds	r7, #16
 800a406:	46bd      	mov	sp, r7
 800a408:	bd80      	pop	{r7, pc}
 800a40a:	bf00      	nop
 800a40c:	1ff07a10 	.word	0x1ff07a10
 800a410:	1ff07a14 	.word	0x1ff07a14
 800a414:	1ff07a18 	.word	0x1ff07a18
 800a418:	20000126 	.word	0x20000126
 800a41c:	20000136 	.word	0x20000136

0800a420 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a420:	b480      	push	{r7}
 800a422:	b087      	sub	sp, #28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	4613      	mov	r3, r2
 800a42c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a42e:	2300      	movs	r3, #0
 800a430:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a432:	2300      	movs	r3, #0
 800a434:	75fb      	strb	r3, [r7, #23]
 800a436:	e027      	b.n	800a488 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	0f1b      	lsrs	r3, r3, #28
 800a43c:	2b09      	cmp	r3, #9
 800a43e:	d80b      	bhi.n	800a458 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	0f1b      	lsrs	r3, r3, #28
 800a444:	b2da      	uxtb	r2, r3
 800a446:	7dfb      	ldrb	r3, [r7, #23]
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	4619      	mov	r1, r3
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	440b      	add	r3, r1
 800a450:	3230      	adds	r2, #48	@ 0x30
 800a452:	b2d2      	uxtb	r2, r2
 800a454:	701a      	strb	r2, [r3, #0]
 800a456:	e00a      	b.n	800a46e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	0f1b      	lsrs	r3, r3, #28
 800a45c:	b2da      	uxtb	r2, r3
 800a45e:	7dfb      	ldrb	r3, [r7, #23]
 800a460:	005b      	lsls	r3, r3, #1
 800a462:	4619      	mov	r1, r3
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	440b      	add	r3, r1
 800a468:	3237      	adds	r2, #55	@ 0x37
 800a46a:	b2d2      	uxtb	r2, r2
 800a46c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	011b      	lsls	r3, r3, #4
 800a472:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a474:	7dfb      	ldrb	r3, [r7, #23]
 800a476:	005b      	lsls	r3, r3, #1
 800a478:	3301      	adds	r3, #1
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	4413      	add	r3, r2
 800a47e:	2200      	movs	r2, #0
 800a480:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a482:	7dfb      	ldrb	r3, [r7, #23]
 800a484:	3301      	adds	r3, #1
 800a486:	75fb      	strb	r3, [r7, #23]
 800a488:	7dfa      	ldrb	r2, [r7, #23]
 800a48a:	79fb      	ldrb	r3, [r7, #7]
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d3d3      	bcc.n	800a438 <IntToUnicode+0x18>
  }
}
 800a490:	bf00      	nop
 800a492:	bf00      	nop
 800a494:	371c      	adds	r7, #28
 800a496:	46bd      	mov	sp, r7
 800a498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49c:	4770      	bx	lr
	...

0800a4a0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b0aa      	sub	sp, #168	@ 0xa8
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4a8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	601a      	str	r2, [r3, #0]
 800a4b0:	605a      	str	r2, [r3, #4]
 800a4b2:	609a      	str	r2, [r3, #8]
 800a4b4:	60da      	str	r2, [r3, #12]
 800a4b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a4b8:	f107 0314 	add.w	r3, r7, #20
 800a4bc:	2280      	movs	r2, #128	@ 0x80
 800a4be:	2100      	movs	r1, #0
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	f000 fd7f 	bl	800afc4 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a4ce:	d151      	bne.n	800a574 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800a4d0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a4d4:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a4dc:	f107 0314 	add.w	r3, r7, #20
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7fa fe7d 	bl	80051e0 <HAL_RCCEx_PeriphCLKConfig>
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800a4ec:	f7f8 f984 	bl	80027f8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a4f0:	4b22      	ldr	r3, [pc, #136]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a4f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4f4:	4a21      	ldr	r2, [pc, #132]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a4f6:	f043 0301 	orr.w	r3, r3, #1
 800a4fa:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4fc:	4b1f      	ldr	r3, [pc, #124]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a4fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a500:	f003 0301 	and.w	r3, r3, #1
 800a504:	613b      	str	r3, [r7, #16]
 800a506:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a508:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a50c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a510:	2302      	movs	r3, #2
 800a512:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a516:	2300      	movs	r3, #0
 800a518:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a51c:	2303      	movs	r3, #3
 800a51e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a522:	230a      	movs	r3, #10
 800a524:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a528:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a52c:	4619      	mov	r1, r3
 800a52e:	4814      	ldr	r0, [pc, #80]	@ (800a580 <HAL_PCD_MspInit+0xe0>)
 800a530:	f7f8 fcfc 	bl	8002f2c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a534:	4b11      	ldr	r3, [pc, #68]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a536:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a538:	4a10      	ldr	r2, [pc, #64]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a53a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a53e:	6353      	str	r3, [r2, #52]	@ 0x34
 800a540:	4b0e      	ldr	r3, [pc, #56]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a548:	60fb      	str	r3, [r7, #12]
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	4b0b      	ldr	r3, [pc, #44]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a54e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a550:	4a0a      	ldr	r2, [pc, #40]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a552:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a556:	6453      	str	r3, [r2, #68]	@ 0x44
 800a558:	4b08      	ldr	r3, [pc, #32]	@ (800a57c <HAL_PCD_MspInit+0xdc>)
 800a55a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a55c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a560:	60bb      	str	r3, [r7, #8]
 800a562:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a564:	2200      	movs	r2, #0
 800a566:	2100      	movs	r1, #0
 800a568:	2043      	movs	r0, #67	@ 0x43
 800a56a:	f7f8 fca8 	bl	8002ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a56e:	2043      	movs	r0, #67	@ 0x43
 800a570:	f7f8 fcc1 	bl	8002ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a574:	bf00      	nop
 800a576:	37a8      	adds	r7, #168	@ 0xa8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	40023800 	.word	0x40023800
 800a580:	40020000 	.word	0x40020000

0800a584 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a584:	b580      	push	{r7, lr}
 800a586:	b082      	sub	sp, #8
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a598:	4619      	mov	r1, r3
 800a59a:	4610      	mov	r0, r2
 800a59c:	f7fe fab9 	bl	8008b12 <USBD_LL_SetupStage>
}
 800a5a0:	bf00      	nop
 800a5a2:	3708      	adds	r7, #8
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b082      	sub	sp, #8
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	460b      	mov	r3, r1
 800a5b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800a5ba:	78fa      	ldrb	r2, [r7, #3]
 800a5bc:	6879      	ldr	r1, [r7, #4]
 800a5be:	4613      	mov	r3, r2
 800a5c0:	00db      	lsls	r3, r3, #3
 800a5c2:	4413      	add	r3, r2
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	440b      	add	r3, r1
 800a5c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	78fb      	ldrb	r3, [r7, #3]
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	f7fe faf3 	bl	8008bbc <USBD_LL_DataOutStage>
}
 800a5d6:	bf00      	nop
 800a5d8:	3708      	adds	r7, #8
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	bd80      	pop	{r7, pc}

0800a5de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5de:	b580      	push	{r7, lr}
 800a5e0:	b082      	sub	sp, #8
 800a5e2:	af00      	add	r7, sp, #0
 800a5e4:	6078      	str	r0, [r7, #4]
 800a5e6:	460b      	mov	r3, r1
 800a5e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800a5f0:	78fa      	ldrb	r2, [r7, #3]
 800a5f2:	6879      	ldr	r1, [r7, #4]
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	00db      	lsls	r3, r3, #3
 800a5f8:	4413      	add	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	440b      	add	r3, r1
 800a5fe:	3320      	adds	r3, #32
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	78fb      	ldrb	r3, [r7, #3]
 800a604:	4619      	mov	r1, r3
 800a606:	f7fe fb95 	bl	8008d34 <USBD_LL_DataInStage>
}
 800a60a:	bf00      	nop
 800a60c:	3708      	adds	r7, #8
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}

0800a612 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a612:	b580      	push	{r7, lr}
 800a614:	b082      	sub	sp, #8
 800a616:	af00      	add	r7, sp, #0
 800a618:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a620:	4618      	mov	r0, r3
 800a622:	f7fe fcd9 	bl	8008fd8 <USBD_LL_SOF>
}
 800a626:	bf00      	nop
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b084      	sub	sp, #16
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a636:	2301      	movs	r3, #1
 800a638:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	79db      	ldrb	r3, [r3, #7]
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d102      	bne.n	800a648 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a642:	2300      	movs	r3, #0
 800a644:	73fb      	strb	r3, [r7, #15]
 800a646:	e008      	b.n	800a65a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	79db      	ldrb	r3, [r3, #7]
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	d102      	bne.n	800a656 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a650:	2301      	movs	r3, #1
 800a652:	73fb      	strb	r3, [r7, #15]
 800a654:	e001      	b.n	800a65a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a656:	f7f8 f8cf 	bl	80027f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a660:	7bfa      	ldrb	r2, [r7, #15]
 800a662:	4611      	mov	r1, r2
 800a664:	4618      	mov	r0, r3
 800a666:	f7fe fc73 	bl	8008f50 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a670:	4618      	mov	r0, r3
 800a672:	f7fe fc1a 	bl	8008eaa <USBD_LL_Reset>
}
 800a676:	bf00      	nop
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
	...

0800a680 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b082      	sub	sp, #8
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a68e:	4618      	mov	r0, r3
 800a690:	f7fe fc6e 	bl	8008f70 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	6812      	ldr	r2, [r2, #0]
 800a6a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a6a6:	f043 0301 	orr.w	r3, r3, #1
 800a6aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	7adb      	ldrb	r3, [r3, #11]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d005      	beq.n	800a6c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a6b4:	4b04      	ldr	r3, [pc, #16]	@ (800a6c8 <HAL_PCD_SuspendCallback+0x48>)
 800a6b6:	691b      	ldr	r3, [r3, #16]
 800a6b8:	4a03      	ldr	r2, [pc, #12]	@ (800a6c8 <HAL_PCD_SuspendCallback+0x48>)
 800a6ba:	f043 0306 	orr.w	r3, r3, #6
 800a6be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a6c0:	bf00      	nop
 800a6c2:	3708      	adds	r7, #8
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	bd80      	pop	{r7, pc}
 800a6c8:	e000ed00 	.word	0xe000ed00

0800a6cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b082      	sub	sp, #8
 800a6d0:	af00      	add	r7, sp, #0
 800a6d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a6da:	4618      	mov	r0, r3
 800a6dc:	f7fe fc64 	bl	8008fa8 <USBD_LL_Resume>
}
 800a6e0:	bf00      	nop
 800a6e2:	3708      	adds	r7, #8
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	460b      	mov	r3, r1
 800a6f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a6fa:	78fa      	ldrb	r2, [r7, #3]
 800a6fc:	4611      	mov	r1, r2
 800a6fe:	4618      	mov	r0, r3
 800a700:	f7fe fcbc 	bl	800907c <USBD_LL_IsoOUTIncomplete>
}
 800a704:	bf00      	nop
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	460b      	mov	r3, r1
 800a716:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a71e:	78fa      	ldrb	r2, [r7, #3]
 800a720:	4611      	mov	r1, r2
 800a722:	4618      	mov	r0, r3
 800a724:	f7fe fc78 	bl	8009018 <USBD_LL_IsoINIncomplete>
}
 800a728:	bf00      	nop
 800a72a:	3708      	adds	r7, #8
 800a72c:	46bd      	mov	sp, r7
 800a72e:	bd80      	pop	{r7, pc}

0800a730 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b082      	sub	sp, #8
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a73e:	4618      	mov	r0, r3
 800a740:	f7fe fcce 	bl	80090e0 <USBD_LL_DevConnected>
}
 800a744:	bf00      	nop
 800a746:	3708      	adds	r7, #8
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b082      	sub	sp, #8
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800a75a:	4618      	mov	r0, r3
 800a75c:	f7fe fccb 	bl	80090f6 <USBD_LL_DevDisconnected>
}
 800a760:	bf00      	nop
 800a762:	3708      	adds	r7, #8
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}

0800a768 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d13f      	bne.n	800a7f8 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a778:	4a22      	ldr	r2, [pc, #136]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	4a20      	ldr	r2, [pc, #128]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a784:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a788:	4b1e      	ldr	r3, [pc, #120]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a78a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a78e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800a790:	4b1c      	ldr	r3, [pc, #112]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a792:	2206      	movs	r2, #6
 800a794:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a796:	4b1b      	ldr	r3, [pc, #108]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a798:	2202      	movs	r2, #2
 800a79a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a79c:	4b19      	ldr	r3, [pc, #100]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a79e:	2200      	movs	r2, #0
 800a7a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a7a2:	4b18      	ldr	r3, [pc, #96]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7a4:	2202      	movs	r2, #2
 800a7a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a7a8:	4b16      	ldr	r3, [pc, #88]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a7ae:	4b15      	ldr	r3, [pc, #84]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a7b4:	4b13      	ldr	r3, [pc, #76]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800a7ba:	4b12      	ldr	r3, [pc, #72]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a7c0:	4b10      	ldr	r3, [pc, #64]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a7c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a7cc:	480d      	ldr	r0, [pc, #52]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7ce:	f7f8 fd7b 	bl	80032c8 <HAL_PCD_Init>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d001      	beq.n	800a7dc <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800a7d8:	f7f8 f80e 	bl	80027f8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a7dc:	2180      	movs	r1, #128	@ 0x80
 800a7de:	4809      	ldr	r0, [pc, #36]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7e0:	f7f9 ffc9 	bl	8004776 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a7e4:	2240      	movs	r2, #64	@ 0x40
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	4806      	ldr	r0, [pc, #24]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7ea:	f7f9 ff7d 	bl	80046e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a7ee:	2280      	movs	r2, #128	@ 0x80
 800a7f0:	2101      	movs	r1, #1
 800a7f2:	4804      	ldr	r0, [pc, #16]	@ (800a804 <USBD_LL_Init+0x9c>)
 800a7f4:	f7f9 ff78 	bl	80046e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a7f8:	2300      	movs	r3, #0
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3708      	adds	r7, #8
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
 800a802:	bf00      	nop
 800a804:	20001848 	.word	0x20001848

0800a808 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b084      	sub	sp, #16
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a810:	2300      	movs	r3, #0
 800a812:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a814:	2300      	movs	r3, #0
 800a816:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a81e:	4618      	mov	r0, r3
 800a820:	f7f8 fe68 	bl	80034f4 <HAL_PCD_Start>
 800a824:	4603      	mov	r3, r0
 800a826:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a828:	7bfb      	ldrb	r3, [r7, #15]
 800a82a:	4618      	mov	r0, r3
 800a82c:	f000 f97e 	bl	800ab2c <USBD_Get_USB_Status>
 800a830:	4603      	mov	r3, r0
 800a832:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a834:	7bbb      	ldrb	r3, [r7, #14]
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}

0800a83e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a83e:	b580      	push	{r7, lr}
 800a840:	b084      	sub	sp, #16
 800a842:	af00      	add	r7, sp, #0
 800a844:	6078      	str	r0, [r7, #4]
 800a846:	4608      	mov	r0, r1
 800a848:	4611      	mov	r1, r2
 800a84a:	461a      	mov	r2, r3
 800a84c:	4603      	mov	r3, r0
 800a84e:	70fb      	strb	r3, [r7, #3]
 800a850:	460b      	mov	r3, r1
 800a852:	70bb      	strb	r3, [r7, #2]
 800a854:	4613      	mov	r3, r2
 800a856:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a866:	78bb      	ldrb	r3, [r7, #2]
 800a868:	883a      	ldrh	r2, [r7, #0]
 800a86a:	78f9      	ldrb	r1, [r7, #3]
 800a86c:	f7f9 fb56 	bl	8003f1c <HAL_PCD_EP_Open>
 800a870:	4603      	mov	r3, r0
 800a872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	4618      	mov	r0, r3
 800a878:	f000 f958 	bl	800ab2c <USBD_Get_USB_Status>
 800a87c:	4603      	mov	r3, r0
 800a87e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a880:	7bbb      	ldrb	r3, [r7, #14]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a88a:	b580      	push	{r7, lr}
 800a88c:	b084      	sub	sp, #16
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	460b      	mov	r3, r1
 800a894:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a896:	2300      	movs	r3, #0
 800a898:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a89a:	2300      	movs	r3, #0
 800a89c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8a4:	78fa      	ldrb	r2, [r7, #3]
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f7f9 fba1 	bl	8003ff0 <HAL_PCD_EP_Close>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8b2:	7bfb      	ldrb	r3, [r7, #15]
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f000 f939 	bl	800ab2c <USBD_Get_USB_Status>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8be:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3710      	adds	r7, #16
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b084      	sub	sp, #16
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8e2:	78fa      	ldrb	r2, [r7, #3]
 800a8e4:	4611      	mov	r1, r2
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	f7f9 fc59 	bl	800419e <HAL_PCD_EP_SetStall>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8f0:	7bfb      	ldrb	r3, [r7, #15]
 800a8f2:	4618      	mov	r0, r3
 800a8f4:	f000 f91a 	bl	800ab2c <USBD_Get_USB_Status>
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8fe:	4618      	mov	r0, r3
 800a900:	3710      	adds	r7, #16
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a906:	b580      	push	{r7, lr}
 800a908:	b084      	sub	sp, #16
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
 800a90e:	460b      	mov	r3, r1
 800a910:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a912:	2300      	movs	r3, #0
 800a914:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a916:	2300      	movs	r3, #0
 800a918:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a920:	78fa      	ldrb	r2, [r7, #3]
 800a922:	4611      	mov	r1, r2
 800a924:	4618      	mov	r0, r3
 800a926:	f7f9 fc9d 	bl	8004264 <HAL_PCD_EP_ClrStall>
 800a92a:	4603      	mov	r3, r0
 800a92c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a92e:	7bfb      	ldrb	r3, [r7, #15]
 800a930:	4618      	mov	r0, r3
 800a932:	f000 f8fb 	bl	800ab2c <USBD_Get_USB_Status>
 800a936:	4603      	mov	r3, r0
 800a938:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a93a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3710      	adds	r7, #16
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
 800a94c:	460b      	mov	r3, r1
 800a94e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a956:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	da0b      	bge.n	800a978 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a960:	78fb      	ldrb	r3, [r7, #3]
 800a962:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a966:	68f9      	ldr	r1, [r7, #12]
 800a968:	4613      	mov	r3, r2
 800a96a:	00db      	lsls	r3, r3, #3
 800a96c:	4413      	add	r3, r2
 800a96e:	009b      	lsls	r3, r3, #2
 800a970:	440b      	add	r3, r1
 800a972:	3316      	adds	r3, #22
 800a974:	781b      	ldrb	r3, [r3, #0]
 800a976:	e00b      	b.n	800a990 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a978:	78fb      	ldrb	r3, [r7, #3]
 800a97a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a97e:	68f9      	ldr	r1, [r7, #12]
 800a980:	4613      	mov	r3, r2
 800a982:	00db      	lsls	r3, r3, #3
 800a984:	4413      	add	r3, r2
 800a986:	009b      	lsls	r3, r3, #2
 800a988:	440b      	add	r3, r1
 800a98a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a98e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a990:	4618      	mov	r0, r3
 800a992:	3714      	adds	r7, #20
 800a994:	46bd      	mov	sp, r7
 800a996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99a:	4770      	bx	lr

0800a99c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
 800a9a4:	460b      	mov	r3, r1
 800a9a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9b6:	78fa      	ldrb	r2, [r7, #3]
 800a9b8:	4611      	mov	r1, r2
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7f9 fa8a 	bl	8003ed4 <HAL_PCD_SetAddress>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9c4:	7bfb      	ldrb	r3, [r7, #15]
 800a9c6:	4618      	mov	r0, r3
 800a9c8:	f000 f8b0 	bl	800ab2c <USBD_Get_USB_Status>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9d0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}

0800a9da <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a9da:	b580      	push	{r7, lr}
 800a9dc:	b086      	sub	sp, #24
 800a9de:	af00      	add	r7, sp, #0
 800a9e0:	60f8      	str	r0, [r7, #12]
 800a9e2:	607a      	str	r2, [r7, #4]
 800a9e4:	603b      	str	r3, [r7, #0]
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a9f8:	7af9      	ldrb	r1, [r7, #11]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	687a      	ldr	r2, [r7, #4]
 800a9fe:	f7f9 fb94 	bl	800412a <HAL_PCD_EP_Transmit>
 800aa02:	4603      	mov	r3, r0
 800aa04:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa06:	7dfb      	ldrb	r3, [r7, #23]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f000 f88f 	bl	800ab2c <USBD_Get_USB_Status>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa12:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3718      	adds	r7, #24
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b086      	sub	sp, #24
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	607a      	str	r2, [r7, #4]
 800aa26:	603b      	str	r3, [r7, #0]
 800aa28:	460b      	mov	r3, r1
 800aa2a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa30:	2300      	movs	r3, #0
 800aa32:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aa3a:	7af9      	ldrb	r1, [r7, #11]
 800aa3c:	683b      	ldr	r3, [r7, #0]
 800aa3e:	687a      	ldr	r2, [r7, #4]
 800aa40:	f7f9 fb20 	bl	8004084 <HAL_PCD_EP_Receive>
 800aa44:	4603      	mov	r3, r0
 800aa46:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa48:	7dfb      	ldrb	r3, [r7, #23]
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f000 f86e 	bl	800ab2c <USBD_Get_USB_Status>
 800aa50:	4603      	mov	r3, r0
 800aa52:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa54:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3718      	adds	r7, #24
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}

0800aa5e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa5e:	b580      	push	{r7, lr}
 800aa60:	b082      	sub	sp, #8
 800aa62:	af00      	add	r7, sp, #0
 800aa64:	6078      	str	r0, [r7, #4]
 800aa66:	460b      	mov	r3, r1
 800aa68:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa70:	78fa      	ldrb	r2, [r7, #3]
 800aa72:	4611      	mov	r1, r2
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7f9 fb40 	bl	80040fa <HAL_PCD_EP_GetRxCount>
 800aa7a:	4603      	mov	r3, r0
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3708      	adds	r7, #8
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}

0800aa84 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b082      	sub	sp, #8
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
 800aa8c:	460b      	mov	r3, r1
 800aa8e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800aa90:	78fb      	ldrb	r3, [r7, #3]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d002      	beq.n	800aa9c <HAL_PCDEx_LPM_Callback+0x18>
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d01f      	beq.n	800aada <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800aa9a:	e03b      	b.n	800ab14 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	7adb      	ldrb	r3, [r3, #11]
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	d007      	beq.n	800aab4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800aaa4:	f000 f83c 	bl	800ab20 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aaa8:	4b1c      	ldr	r3, [pc, #112]	@ (800ab1c <HAL_PCDEx_LPM_Callback+0x98>)
 800aaaa:	691b      	ldr	r3, [r3, #16]
 800aaac:	4a1b      	ldr	r2, [pc, #108]	@ (800ab1c <HAL_PCDEx_LPM_Callback+0x98>)
 800aaae:	f023 0306 	bic.w	r3, r3, #6
 800aab2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	6812      	ldr	r2, [r2, #0]
 800aac2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aac6:	f023 0301 	bic.w	r3, r3, #1
 800aaca:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aad2:	4618      	mov	r0, r3
 800aad4:	f7fe fa68 	bl	8008fa8 <USBD_LL_Resume>
    break;
 800aad8:	e01c      	b.n	800ab14 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	687a      	ldr	r2, [r7, #4]
 800aae6:	6812      	ldr	r2, [r2, #0]
 800aae8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800aaec:	f043 0301 	orr.w	r3, r3, #1
 800aaf0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7fe fa39 	bl	8008f70 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	7adb      	ldrb	r3, [r3, #11]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d005      	beq.n	800ab12 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab06:	4b05      	ldr	r3, [pc, #20]	@ (800ab1c <HAL_PCDEx_LPM_Callback+0x98>)
 800ab08:	691b      	ldr	r3, [r3, #16]
 800ab0a:	4a04      	ldr	r2, [pc, #16]	@ (800ab1c <HAL_PCDEx_LPM_Callback+0x98>)
 800ab0c:	f043 0306 	orr.w	r3, r3, #6
 800ab10:	6113      	str	r3, [r2, #16]
    break;
 800ab12:	bf00      	nop
}
 800ab14:	bf00      	nop
 800ab16:	3708      	adds	r7, #8
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	e000ed00 	.word	0xe000ed00

0800ab20 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ab24:	f7f7 fcac 	bl	8002480 <SystemClock_Config>
}
 800ab28:	bf00      	nop
 800ab2a:	bd80      	pop	{r7, pc}

0800ab2c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b085      	sub	sp, #20
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	4603      	mov	r3, r0
 800ab34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab36:	2300      	movs	r3, #0
 800ab38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ab3a:	79fb      	ldrb	r3, [r7, #7]
 800ab3c:	2b03      	cmp	r3, #3
 800ab3e:	d817      	bhi.n	800ab70 <USBD_Get_USB_Status+0x44>
 800ab40:	a201      	add	r2, pc, #4	@ (adr r2, 800ab48 <USBD_Get_USB_Status+0x1c>)
 800ab42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab46:	bf00      	nop
 800ab48:	0800ab59 	.word	0x0800ab59
 800ab4c:	0800ab5f 	.word	0x0800ab5f
 800ab50:	0800ab65 	.word	0x0800ab65
 800ab54:	0800ab6b 	.word	0x0800ab6b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ab58:	2300      	movs	r3, #0
 800ab5a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab5c:	e00b      	b.n	800ab76 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab5e:	2303      	movs	r3, #3
 800ab60:	73fb      	strb	r3, [r7, #15]
    break;
 800ab62:	e008      	b.n	800ab76 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab64:	2301      	movs	r3, #1
 800ab66:	73fb      	strb	r3, [r7, #15]
    break;
 800ab68:	e005      	b.n	800ab76 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab6a:	2303      	movs	r3, #3
 800ab6c:	73fb      	strb	r3, [r7, #15]
    break;
 800ab6e:	e002      	b.n	800ab76 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ab70:	2303      	movs	r3, #3
 800ab72:	73fb      	strb	r3, [r7, #15]
    break;
 800ab74:	bf00      	nop
  }
  return usb_status;
 800ab76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3714      	adds	r7, #20
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <__assert_func>:
 800ab84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ab86:	4614      	mov	r4, r2
 800ab88:	461a      	mov	r2, r3
 800ab8a:	4b09      	ldr	r3, [pc, #36]	@ (800abb0 <__assert_func+0x2c>)
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	4605      	mov	r5, r0
 800ab90:	68d8      	ldr	r0, [r3, #12]
 800ab92:	b14c      	cbz	r4, 800aba8 <__assert_func+0x24>
 800ab94:	4b07      	ldr	r3, [pc, #28]	@ (800abb4 <__assert_func+0x30>)
 800ab96:	9100      	str	r1, [sp, #0]
 800ab98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ab9c:	4906      	ldr	r1, [pc, #24]	@ (800abb8 <__assert_func+0x34>)
 800ab9e:	462b      	mov	r3, r5
 800aba0:	f000 f970 	bl	800ae84 <fiprintf>
 800aba4:	f000 fa53 	bl	800b04e <abort>
 800aba8:	4b04      	ldr	r3, [pc, #16]	@ (800abbc <__assert_func+0x38>)
 800abaa:	461c      	mov	r4, r3
 800abac:	e7f3      	b.n	800ab96 <__assert_func+0x12>
 800abae:	bf00      	nop
 800abb0:	2000014c 	.word	0x2000014c
 800abb4:	0800bef8 	.word	0x0800bef8
 800abb8:	0800bf05 	.word	0x0800bf05
 800abbc:	0800bf33 	.word	0x0800bf33

0800abc0 <malloc>:
 800abc0:	4b02      	ldr	r3, [pc, #8]	@ (800abcc <malloc+0xc>)
 800abc2:	4601      	mov	r1, r0
 800abc4:	6818      	ldr	r0, [r3, #0]
 800abc6:	f000 b82d 	b.w	800ac24 <_malloc_r>
 800abca:	bf00      	nop
 800abcc:	2000014c 	.word	0x2000014c

0800abd0 <free>:
 800abd0:	4b02      	ldr	r3, [pc, #8]	@ (800abdc <free+0xc>)
 800abd2:	4601      	mov	r1, r0
 800abd4:	6818      	ldr	r0, [r3, #0]
 800abd6:	f000 ba41 	b.w	800b05c <_free_r>
 800abda:	bf00      	nop
 800abdc:	2000014c 	.word	0x2000014c

0800abe0 <sbrk_aligned>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	4e0f      	ldr	r6, [pc, #60]	@ (800ac20 <sbrk_aligned+0x40>)
 800abe4:	460c      	mov	r4, r1
 800abe6:	6831      	ldr	r1, [r6, #0]
 800abe8:	4605      	mov	r5, r0
 800abea:	b911      	cbnz	r1, 800abf2 <sbrk_aligned+0x12>
 800abec:	f000 f9f2 	bl	800afd4 <_sbrk_r>
 800abf0:	6030      	str	r0, [r6, #0]
 800abf2:	4621      	mov	r1, r4
 800abf4:	4628      	mov	r0, r5
 800abf6:	f000 f9ed 	bl	800afd4 <_sbrk_r>
 800abfa:	1c43      	adds	r3, r0, #1
 800abfc:	d103      	bne.n	800ac06 <sbrk_aligned+0x26>
 800abfe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ac02:	4620      	mov	r0, r4
 800ac04:	bd70      	pop	{r4, r5, r6, pc}
 800ac06:	1cc4      	adds	r4, r0, #3
 800ac08:	f024 0403 	bic.w	r4, r4, #3
 800ac0c:	42a0      	cmp	r0, r4
 800ac0e:	d0f8      	beq.n	800ac02 <sbrk_aligned+0x22>
 800ac10:	1a21      	subs	r1, r4, r0
 800ac12:	4628      	mov	r0, r5
 800ac14:	f000 f9de 	bl	800afd4 <_sbrk_r>
 800ac18:	3001      	adds	r0, #1
 800ac1a:	d1f2      	bne.n	800ac02 <sbrk_aligned+0x22>
 800ac1c:	e7ef      	b.n	800abfe <sbrk_aligned+0x1e>
 800ac1e:	bf00      	nop
 800ac20:	20001d28 	.word	0x20001d28

0800ac24 <_malloc_r>:
 800ac24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac28:	1ccd      	adds	r5, r1, #3
 800ac2a:	f025 0503 	bic.w	r5, r5, #3
 800ac2e:	3508      	adds	r5, #8
 800ac30:	2d0c      	cmp	r5, #12
 800ac32:	bf38      	it	cc
 800ac34:	250c      	movcc	r5, #12
 800ac36:	2d00      	cmp	r5, #0
 800ac38:	4606      	mov	r6, r0
 800ac3a:	db01      	blt.n	800ac40 <_malloc_r+0x1c>
 800ac3c:	42a9      	cmp	r1, r5
 800ac3e:	d904      	bls.n	800ac4a <_malloc_r+0x26>
 800ac40:	230c      	movs	r3, #12
 800ac42:	6033      	str	r3, [r6, #0]
 800ac44:	2000      	movs	r0, #0
 800ac46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ad20 <_malloc_r+0xfc>
 800ac4e:	f000 f869 	bl	800ad24 <__malloc_lock>
 800ac52:	f8d8 3000 	ldr.w	r3, [r8]
 800ac56:	461c      	mov	r4, r3
 800ac58:	bb44      	cbnz	r4, 800acac <_malloc_r+0x88>
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	f7ff ffbf 	bl	800abe0 <sbrk_aligned>
 800ac62:	1c43      	adds	r3, r0, #1
 800ac64:	4604      	mov	r4, r0
 800ac66:	d158      	bne.n	800ad1a <_malloc_r+0xf6>
 800ac68:	f8d8 4000 	ldr.w	r4, [r8]
 800ac6c:	4627      	mov	r7, r4
 800ac6e:	2f00      	cmp	r7, #0
 800ac70:	d143      	bne.n	800acfa <_malloc_r+0xd6>
 800ac72:	2c00      	cmp	r4, #0
 800ac74:	d04b      	beq.n	800ad0e <_malloc_r+0xea>
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	4639      	mov	r1, r7
 800ac7a:	4630      	mov	r0, r6
 800ac7c:	eb04 0903 	add.w	r9, r4, r3
 800ac80:	f000 f9a8 	bl	800afd4 <_sbrk_r>
 800ac84:	4581      	cmp	r9, r0
 800ac86:	d142      	bne.n	800ad0e <_malloc_r+0xea>
 800ac88:	6821      	ldr	r1, [r4, #0]
 800ac8a:	1a6d      	subs	r5, r5, r1
 800ac8c:	4629      	mov	r1, r5
 800ac8e:	4630      	mov	r0, r6
 800ac90:	f7ff ffa6 	bl	800abe0 <sbrk_aligned>
 800ac94:	3001      	adds	r0, #1
 800ac96:	d03a      	beq.n	800ad0e <_malloc_r+0xea>
 800ac98:	6823      	ldr	r3, [r4, #0]
 800ac9a:	442b      	add	r3, r5
 800ac9c:	6023      	str	r3, [r4, #0]
 800ac9e:	f8d8 3000 	ldr.w	r3, [r8]
 800aca2:	685a      	ldr	r2, [r3, #4]
 800aca4:	bb62      	cbnz	r2, 800ad00 <_malloc_r+0xdc>
 800aca6:	f8c8 7000 	str.w	r7, [r8]
 800acaa:	e00f      	b.n	800accc <_malloc_r+0xa8>
 800acac:	6822      	ldr	r2, [r4, #0]
 800acae:	1b52      	subs	r2, r2, r5
 800acb0:	d420      	bmi.n	800acf4 <_malloc_r+0xd0>
 800acb2:	2a0b      	cmp	r2, #11
 800acb4:	d917      	bls.n	800ace6 <_malloc_r+0xc2>
 800acb6:	1961      	adds	r1, r4, r5
 800acb8:	42a3      	cmp	r3, r4
 800acba:	6025      	str	r5, [r4, #0]
 800acbc:	bf18      	it	ne
 800acbe:	6059      	strne	r1, [r3, #4]
 800acc0:	6863      	ldr	r3, [r4, #4]
 800acc2:	bf08      	it	eq
 800acc4:	f8c8 1000 	streq.w	r1, [r8]
 800acc8:	5162      	str	r2, [r4, r5]
 800acca:	604b      	str	r3, [r1, #4]
 800accc:	4630      	mov	r0, r6
 800acce:	f000 f82f 	bl	800ad30 <__malloc_unlock>
 800acd2:	f104 000b 	add.w	r0, r4, #11
 800acd6:	1d23      	adds	r3, r4, #4
 800acd8:	f020 0007 	bic.w	r0, r0, #7
 800acdc:	1ac2      	subs	r2, r0, r3
 800acde:	bf1c      	itt	ne
 800ace0:	1a1b      	subne	r3, r3, r0
 800ace2:	50a3      	strne	r3, [r4, r2]
 800ace4:	e7af      	b.n	800ac46 <_malloc_r+0x22>
 800ace6:	6862      	ldr	r2, [r4, #4]
 800ace8:	42a3      	cmp	r3, r4
 800acea:	bf0c      	ite	eq
 800acec:	f8c8 2000 	streq.w	r2, [r8]
 800acf0:	605a      	strne	r2, [r3, #4]
 800acf2:	e7eb      	b.n	800accc <_malloc_r+0xa8>
 800acf4:	4623      	mov	r3, r4
 800acf6:	6864      	ldr	r4, [r4, #4]
 800acf8:	e7ae      	b.n	800ac58 <_malloc_r+0x34>
 800acfa:	463c      	mov	r4, r7
 800acfc:	687f      	ldr	r7, [r7, #4]
 800acfe:	e7b6      	b.n	800ac6e <_malloc_r+0x4a>
 800ad00:	461a      	mov	r2, r3
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	42a3      	cmp	r3, r4
 800ad06:	d1fb      	bne.n	800ad00 <_malloc_r+0xdc>
 800ad08:	2300      	movs	r3, #0
 800ad0a:	6053      	str	r3, [r2, #4]
 800ad0c:	e7de      	b.n	800accc <_malloc_r+0xa8>
 800ad0e:	230c      	movs	r3, #12
 800ad10:	6033      	str	r3, [r6, #0]
 800ad12:	4630      	mov	r0, r6
 800ad14:	f000 f80c 	bl	800ad30 <__malloc_unlock>
 800ad18:	e794      	b.n	800ac44 <_malloc_r+0x20>
 800ad1a:	6005      	str	r5, [r0, #0]
 800ad1c:	e7d6      	b.n	800accc <_malloc_r+0xa8>
 800ad1e:	bf00      	nop
 800ad20:	20001d2c 	.word	0x20001d2c

0800ad24 <__malloc_lock>:
 800ad24:	4801      	ldr	r0, [pc, #4]	@ (800ad2c <__malloc_lock+0x8>)
 800ad26:	f000 b990 	b.w	800b04a <__retarget_lock_acquire_recursive>
 800ad2a:	bf00      	nop
 800ad2c:	20001e6c 	.word	0x20001e6c

0800ad30 <__malloc_unlock>:
 800ad30:	4801      	ldr	r0, [pc, #4]	@ (800ad38 <__malloc_unlock+0x8>)
 800ad32:	f000 b98b 	b.w	800b04c <__retarget_lock_release_recursive>
 800ad36:	bf00      	nop
 800ad38:	20001e6c 	.word	0x20001e6c

0800ad3c <std>:
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	b510      	push	{r4, lr}
 800ad40:	4604      	mov	r4, r0
 800ad42:	e9c0 3300 	strd	r3, r3, [r0]
 800ad46:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad4a:	6083      	str	r3, [r0, #8]
 800ad4c:	8181      	strh	r1, [r0, #12]
 800ad4e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad50:	81c2      	strh	r2, [r0, #14]
 800ad52:	6183      	str	r3, [r0, #24]
 800ad54:	4619      	mov	r1, r3
 800ad56:	2208      	movs	r2, #8
 800ad58:	305c      	adds	r0, #92	@ 0x5c
 800ad5a:	f000 f933 	bl	800afc4 <memset>
 800ad5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ad94 <std+0x58>)
 800ad60:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad62:	4b0d      	ldr	r3, [pc, #52]	@ (800ad98 <std+0x5c>)
 800ad64:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad66:	4b0d      	ldr	r3, [pc, #52]	@ (800ad9c <std+0x60>)
 800ad68:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad6a:	4b0d      	ldr	r3, [pc, #52]	@ (800ada0 <std+0x64>)
 800ad6c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad6e:	4b0d      	ldr	r3, [pc, #52]	@ (800ada4 <std+0x68>)
 800ad70:	6224      	str	r4, [r4, #32]
 800ad72:	429c      	cmp	r4, r3
 800ad74:	d006      	beq.n	800ad84 <std+0x48>
 800ad76:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad7a:	4294      	cmp	r4, r2
 800ad7c:	d002      	beq.n	800ad84 <std+0x48>
 800ad7e:	33d0      	adds	r3, #208	@ 0xd0
 800ad80:	429c      	cmp	r4, r3
 800ad82:	d105      	bne.n	800ad90 <std+0x54>
 800ad84:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad8c:	f000 b95c 	b.w	800b048 <__retarget_lock_init_recursive>
 800ad90:	bd10      	pop	{r4, pc}
 800ad92:	bf00      	nop
 800ad94:	0800b7e5 	.word	0x0800b7e5
 800ad98:	0800b807 	.word	0x0800b807
 800ad9c:	0800b83f 	.word	0x0800b83f
 800ada0:	0800b863 	.word	0x0800b863
 800ada4:	20001d30 	.word	0x20001d30

0800ada8 <stdio_exit_handler>:
 800ada8:	4a02      	ldr	r2, [pc, #8]	@ (800adb4 <stdio_exit_handler+0xc>)
 800adaa:	4903      	ldr	r1, [pc, #12]	@ (800adb8 <stdio_exit_handler+0x10>)
 800adac:	4803      	ldr	r0, [pc, #12]	@ (800adbc <stdio_exit_handler+0x14>)
 800adae:	f000 b87b 	b.w	800aea8 <_fwalk_sglue>
 800adb2:	bf00      	nop
 800adb4:	20000140 	.word	0x20000140
 800adb8:	0800b795 	.word	0x0800b795
 800adbc:	20000150 	.word	0x20000150

0800adc0 <cleanup_stdio>:
 800adc0:	6841      	ldr	r1, [r0, #4]
 800adc2:	4b0c      	ldr	r3, [pc, #48]	@ (800adf4 <cleanup_stdio+0x34>)
 800adc4:	4299      	cmp	r1, r3
 800adc6:	b510      	push	{r4, lr}
 800adc8:	4604      	mov	r4, r0
 800adca:	d001      	beq.n	800add0 <cleanup_stdio+0x10>
 800adcc:	f000 fce2 	bl	800b794 <_fflush_r>
 800add0:	68a1      	ldr	r1, [r4, #8]
 800add2:	4b09      	ldr	r3, [pc, #36]	@ (800adf8 <cleanup_stdio+0x38>)
 800add4:	4299      	cmp	r1, r3
 800add6:	d002      	beq.n	800adde <cleanup_stdio+0x1e>
 800add8:	4620      	mov	r0, r4
 800adda:	f000 fcdb 	bl	800b794 <_fflush_r>
 800adde:	68e1      	ldr	r1, [r4, #12]
 800ade0:	4b06      	ldr	r3, [pc, #24]	@ (800adfc <cleanup_stdio+0x3c>)
 800ade2:	4299      	cmp	r1, r3
 800ade4:	d004      	beq.n	800adf0 <cleanup_stdio+0x30>
 800ade6:	4620      	mov	r0, r4
 800ade8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adec:	f000 bcd2 	b.w	800b794 <_fflush_r>
 800adf0:	bd10      	pop	{r4, pc}
 800adf2:	bf00      	nop
 800adf4:	20001d30 	.word	0x20001d30
 800adf8:	20001d98 	.word	0x20001d98
 800adfc:	20001e00 	.word	0x20001e00

0800ae00 <global_stdio_init.part.0>:
 800ae00:	b510      	push	{r4, lr}
 800ae02:	4b0b      	ldr	r3, [pc, #44]	@ (800ae30 <global_stdio_init.part.0+0x30>)
 800ae04:	4c0b      	ldr	r4, [pc, #44]	@ (800ae34 <global_stdio_init.part.0+0x34>)
 800ae06:	4a0c      	ldr	r2, [pc, #48]	@ (800ae38 <global_stdio_init.part.0+0x38>)
 800ae08:	601a      	str	r2, [r3, #0]
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	2104      	movs	r1, #4
 800ae10:	f7ff ff94 	bl	800ad3c <std>
 800ae14:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae18:	2201      	movs	r2, #1
 800ae1a:	2109      	movs	r1, #9
 800ae1c:	f7ff ff8e 	bl	800ad3c <std>
 800ae20:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae24:	2202      	movs	r2, #2
 800ae26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae2a:	2112      	movs	r1, #18
 800ae2c:	f7ff bf86 	b.w	800ad3c <std>
 800ae30:	20001e68 	.word	0x20001e68
 800ae34:	20001d30 	.word	0x20001d30
 800ae38:	0800ada9 	.word	0x0800ada9

0800ae3c <__sfp_lock_acquire>:
 800ae3c:	4801      	ldr	r0, [pc, #4]	@ (800ae44 <__sfp_lock_acquire+0x8>)
 800ae3e:	f000 b904 	b.w	800b04a <__retarget_lock_acquire_recursive>
 800ae42:	bf00      	nop
 800ae44:	20001e6d 	.word	0x20001e6d

0800ae48 <__sfp_lock_release>:
 800ae48:	4801      	ldr	r0, [pc, #4]	@ (800ae50 <__sfp_lock_release+0x8>)
 800ae4a:	f000 b8ff 	b.w	800b04c <__retarget_lock_release_recursive>
 800ae4e:	bf00      	nop
 800ae50:	20001e6d 	.word	0x20001e6d

0800ae54 <__sinit>:
 800ae54:	b510      	push	{r4, lr}
 800ae56:	4604      	mov	r4, r0
 800ae58:	f7ff fff0 	bl	800ae3c <__sfp_lock_acquire>
 800ae5c:	6a23      	ldr	r3, [r4, #32]
 800ae5e:	b11b      	cbz	r3, 800ae68 <__sinit+0x14>
 800ae60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae64:	f7ff bff0 	b.w	800ae48 <__sfp_lock_release>
 800ae68:	4b04      	ldr	r3, [pc, #16]	@ (800ae7c <__sinit+0x28>)
 800ae6a:	6223      	str	r3, [r4, #32]
 800ae6c:	4b04      	ldr	r3, [pc, #16]	@ (800ae80 <__sinit+0x2c>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d1f5      	bne.n	800ae60 <__sinit+0xc>
 800ae74:	f7ff ffc4 	bl	800ae00 <global_stdio_init.part.0>
 800ae78:	e7f2      	b.n	800ae60 <__sinit+0xc>
 800ae7a:	bf00      	nop
 800ae7c:	0800adc1 	.word	0x0800adc1
 800ae80:	20001e68 	.word	0x20001e68

0800ae84 <fiprintf>:
 800ae84:	b40e      	push	{r1, r2, r3}
 800ae86:	b503      	push	{r0, r1, lr}
 800ae88:	4601      	mov	r1, r0
 800ae8a:	ab03      	add	r3, sp, #12
 800ae8c:	4805      	ldr	r0, [pc, #20]	@ (800aea4 <fiprintf+0x20>)
 800ae8e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae92:	6800      	ldr	r0, [r0, #0]
 800ae94:	9301      	str	r3, [sp, #4]
 800ae96:	f000 f955 	bl	800b144 <_vfiprintf_r>
 800ae9a:	b002      	add	sp, #8
 800ae9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aea0:	b003      	add	sp, #12
 800aea2:	4770      	bx	lr
 800aea4:	2000014c 	.word	0x2000014c

0800aea8 <_fwalk_sglue>:
 800aea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeac:	4607      	mov	r7, r0
 800aeae:	4688      	mov	r8, r1
 800aeb0:	4614      	mov	r4, r2
 800aeb2:	2600      	movs	r6, #0
 800aeb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aeb8:	f1b9 0901 	subs.w	r9, r9, #1
 800aebc:	d505      	bpl.n	800aeca <_fwalk_sglue+0x22>
 800aebe:	6824      	ldr	r4, [r4, #0]
 800aec0:	2c00      	cmp	r4, #0
 800aec2:	d1f7      	bne.n	800aeb4 <_fwalk_sglue+0xc>
 800aec4:	4630      	mov	r0, r6
 800aec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aeca:	89ab      	ldrh	r3, [r5, #12]
 800aecc:	2b01      	cmp	r3, #1
 800aece:	d907      	bls.n	800aee0 <_fwalk_sglue+0x38>
 800aed0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aed4:	3301      	adds	r3, #1
 800aed6:	d003      	beq.n	800aee0 <_fwalk_sglue+0x38>
 800aed8:	4629      	mov	r1, r5
 800aeda:	4638      	mov	r0, r7
 800aedc:	47c0      	blx	r8
 800aede:	4306      	orrs	r6, r0
 800aee0:	3568      	adds	r5, #104	@ 0x68
 800aee2:	e7e9      	b.n	800aeb8 <_fwalk_sglue+0x10>

0800aee4 <iprintf>:
 800aee4:	b40f      	push	{r0, r1, r2, r3}
 800aee6:	b507      	push	{r0, r1, r2, lr}
 800aee8:	4906      	ldr	r1, [pc, #24]	@ (800af04 <iprintf+0x20>)
 800aeea:	ab04      	add	r3, sp, #16
 800aeec:	6808      	ldr	r0, [r1, #0]
 800aeee:	f853 2b04 	ldr.w	r2, [r3], #4
 800aef2:	6881      	ldr	r1, [r0, #8]
 800aef4:	9301      	str	r3, [sp, #4]
 800aef6:	f000 f925 	bl	800b144 <_vfiprintf_r>
 800aefa:	b003      	add	sp, #12
 800aefc:	f85d eb04 	ldr.w	lr, [sp], #4
 800af00:	b004      	add	sp, #16
 800af02:	4770      	bx	lr
 800af04:	2000014c 	.word	0x2000014c

0800af08 <_puts_r>:
 800af08:	6a03      	ldr	r3, [r0, #32]
 800af0a:	b570      	push	{r4, r5, r6, lr}
 800af0c:	6884      	ldr	r4, [r0, #8]
 800af0e:	4605      	mov	r5, r0
 800af10:	460e      	mov	r6, r1
 800af12:	b90b      	cbnz	r3, 800af18 <_puts_r+0x10>
 800af14:	f7ff ff9e 	bl	800ae54 <__sinit>
 800af18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af1a:	07db      	lsls	r3, r3, #31
 800af1c:	d405      	bmi.n	800af2a <_puts_r+0x22>
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	0598      	lsls	r0, r3, #22
 800af22:	d402      	bmi.n	800af2a <_puts_r+0x22>
 800af24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af26:	f000 f890 	bl	800b04a <__retarget_lock_acquire_recursive>
 800af2a:	89a3      	ldrh	r3, [r4, #12]
 800af2c:	0719      	lsls	r1, r3, #28
 800af2e:	d502      	bpl.n	800af36 <_puts_r+0x2e>
 800af30:	6923      	ldr	r3, [r4, #16]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d135      	bne.n	800afa2 <_puts_r+0x9a>
 800af36:	4621      	mov	r1, r4
 800af38:	4628      	mov	r0, r5
 800af3a:	f000 fcd5 	bl	800b8e8 <__swsetup_r>
 800af3e:	b380      	cbz	r0, 800afa2 <_puts_r+0x9a>
 800af40:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800af44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af46:	07da      	lsls	r2, r3, #31
 800af48:	d405      	bmi.n	800af56 <_puts_r+0x4e>
 800af4a:	89a3      	ldrh	r3, [r4, #12]
 800af4c:	059b      	lsls	r3, r3, #22
 800af4e:	d402      	bmi.n	800af56 <_puts_r+0x4e>
 800af50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af52:	f000 f87b 	bl	800b04c <__retarget_lock_release_recursive>
 800af56:	4628      	mov	r0, r5
 800af58:	bd70      	pop	{r4, r5, r6, pc}
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	da04      	bge.n	800af68 <_puts_r+0x60>
 800af5e:	69a2      	ldr	r2, [r4, #24]
 800af60:	429a      	cmp	r2, r3
 800af62:	dc17      	bgt.n	800af94 <_puts_r+0x8c>
 800af64:	290a      	cmp	r1, #10
 800af66:	d015      	beq.n	800af94 <_puts_r+0x8c>
 800af68:	6823      	ldr	r3, [r4, #0]
 800af6a:	1c5a      	adds	r2, r3, #1
 800af6c:	6022      	str	r2, [r4, #0]
 800af6e:	7019      	strb	r1, [r3, #0]
 800af70:	68a3      	ldr	r3, [r4, #8]
 800af72:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af76:	3b01      	subs	r3, #1
 800af78:	60a3      	str	r3, [r4, #8]
 800af7a:	2900      	cmp	r1, #0
 800af7c:	d1ed      	bne.n	800af5a <_puts_r+0x52>
 800af7e:	2b00      	cmp	r3, #0
 800af80:	da11      	bge.n	800afa6 <_puts_r+0x9e>
 800af82:	4622      	mov	r2, r4
 800af84:	210a      	movs	r1, #10
 800af86:	4628      	mov	r0, r5
 800af88:	f000 fc6f 	bl	800b86a <__swbuf_r>
 800af8c:	3001      	adds	r0, #1
 800af8e:	d0d7      	beq.n	800af40 <_puts_r+0x38>
 800af90:	250a      	movs	r5, #10
 800af92:	e7d7      	b.n	800af44 <_puts_r+0x3c>
 800af94:	4622      	mov	r2, r4
 800af96:	4628      	mov	r0, r5
 800af98:	f000 fc67 	bl	800b86a <__swbuf_r>
 800af9c:	3001      	adds	r0, #1
 800af9e:	d1e7      	bne.n	800af70 <_puts_r+0x68>
 800afa0:	e7ce      	b.n	800af40 <_puts_r+0x38>
 800afa2:	3e01      	subs	r6, #1
 800afa4:	e7e4      	b.n	800af70 <_puts_r+0x68>
 800afa6:	6823      	ldr	r3, [r4, #0]
 800afa8:	1c5a      	adds	r2, r3, #1
 800afaa:	6022      	str	r2, [r4, #0]
 800afac:	220a      	movs	r2, #10
 800afae:	701a      	strb	r2, [r3, #0]
 800afb0:	e7ee      	b.n	800af90 <_puts_r+0x88>
	...

0800afb4 <puts>:
 800afb4:	4b02      	ldr	r3, [pc, #8]	@ (800afc0 <puts+0xc>)
 800afb6:	4601      	mov	r1, r0
 800afb8:	6818      	ldr	r0, [r3, #0]
 800afba:	f7ff bfa5 	b.w	800af08 <_puts_r>
 800afbe:	bf00      	nop
 800afc0:	2000014c 	.word	0x2000014c

0800afc4 <memset>:
 800afc4:	4402      	add	r2, r0
 800afc6:	4603      	mov	r3, r0
 800afc8:	4293      	cmp	r3, r2
 800afca:	d100      	bne.n	800afce <memset+0xa>
 800afcc:	4770      	bx	lr
 800afce:	f803 1b01 	strb.w	r1, [r3], #1
 800afd2:	e7f9      	b.n	800afc8 <memset+0x4>

0800afd4 <_sbrk_r>:
 800afd4:	b538      	push	{r3, r4, r5, lr}
 800afd6:	4d06      	ldr	r5, [pc, #24]	@ (800aff0 <_sbrk_r+0x1c>)
 800afd8:	2300      	movs	r3, #0
 800afda:	4604      	mov	r4, r0
 800afdc:	4608      	mov	r0, r1
 800afde:	602b      	str	r3, [r5, #0]
 800afe0:	f7f7 fda0 	bl	8002b24 <_sbrk>
 800afe4:	1c43      	adds	r3, r0, #1
 800afe6:	d102      	bne.n	800afee <_sbrk_r+0x1a>
 800afe8:	682b      	ldr	r3, [r5, #0]
 800afea:	b103      	cbz	r3, 800afee <_sbrk_r+0x1a>
 800afec:	6023      	str	r3, [r4, #0]
 800afee:	bd38      	pop	{r3, r4, r5, pc}
 800aff0:	20001e70 	.word	0x20001e70

0800aff4 <__errno>:
 800aff4:	4b01      	ldr	r3, [pc, #4]	@ (800affc <__errno+0x8>)
 800aff6:	6818      	ldr	r0, [r3, #0]
 800aff8:	4770      	bx	lr
 800affa:	bf00      	nop
 800affc:	2000014c 	.word	0x2000014c

0800b000 <__libc_init_array>:
 800b000:	b570      	push	{r4, r5, r6, lr}
 800b002:	4d0d      	ldr	r5, [pc, #52]	@ (800b038 <__libc_init_array+0x38>)
 800b004:	4c0d      	ldr	r4, [pc, #52]	@ (800b03c <__libc_init_array+0x3c>)
 800b006:	1b64      	subs	r4, r4, r5
 800b008:	10a4      	asrs	r4, r4, #2
 800b00a:	2600      	movs	r6, #0
 800b00c:	42a6      	cmp	r6, r4
 800b00e:	d109      	bne.n	800b024 <__libc_init_array+0x24>
 800b010:	4d0b      	ldr	r5, [pc, #44]	@ (800b040 <__libc_init_array+0x40>)
 800b012:	4c0c      	ldr	r4, [pc, #48]	@ (800b044 <__libc_init_array+0x44>)
 800b014:	f000 fdcc 	bl	800bbb0 <_init>
 800b018:	1b64      	subs	r4, r4, r5
 800b01a:	10a4      	asrs	r4, r4, #2
 800b01c:	2600      	movs	r6, #0
 800b01e:	42a6      	cmp	r6, r4
 800b020:	d105      	bne.n	800b02e <__libc_init_array+0x2e>
 800b022:	bd70      	pop	{r4, r5, r6, pc}
 800b024:	f855 3b04 	ldr.w	r3, [r5], #4
 800b028:	4798      	blx	r3
 800b02a:	3601      	adds	r6, #1
 800b02c:	e7ee      	b.n	800b00c <__libc_init_array+0xc>
 800b02e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b032:	4798      	blx	r3
 800b034:	3601      	adds	r6, #1
 800b036:	e7f2      	b.n	800b01e <__libc_init_array+0x1e>
 800b038:	0800bf70 	.word	0x0800bf70
 800b03c:	0800bf70 	.word	0x0800bf70
 800b040:	0800bf70 	.word	0x0800bf70
 800b044:	0800bf74 	.word	0x0800bf74

0800b048 <__retarget_lock_init_recursive>:
 800b048:	4770      	bx	lr

0800b04a <__retarget_lock_acquire_recursive>:
 800b04a:	4770      	bx	lr

0800b04c <__retarget_lock_release_recursive>:
 800b04c:	4770      	bx	lr

0800b04e <abort>:
 800b04e:	b508      	push	{r3, lr}
 800b050:	2006      	movs	r0, #6
 800b052:	f000 fd29 	bl	800baa8 <raise>
 800b056:	2001      	movs	r0, #1
 800b058:	f7f7 fcec 	bl	8002a34 <_exit>

0800b05c <_free_r>:
 800b05c:	b538      	push	{r3, r4, r5, lr}
 800b05e:	4605      	mov	r5, r0
 800b060:	2900      	cmp	r1, #0
 800b062:	d041      	beq.n	800b0e8 <_free_r+0x8c>
 800b064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b068:	1f0c      	subs	r4, r1, #4
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	bfb8      	it	lt
 800b06e:	18e4      	addlt	r4, r4, r3
 800b070:	f7ff fe58 	bl	800ad24 <__malloc_lock>
 800b074:	4a1d      	ldr	r2, [pc, #116]	@ (800b0ec <_free_r+0x90>)
 800b076:	6813      	ldr	r3, [r2, #0]
 800b078:	b933      	cbnz	r3, 800b088 <_free_r+0x2c>
 800b07a:	6063      	str	r3, [r4, #4]
 800b07c:	6014      	str	r4, [r2, #0]
 800b07e:	4628      	mov	r0, r5
 800b080:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b084:	f7ff be54 	b.w	800ad30 <__malloc_unlock>
 800b088:	42a3      	cmp	r3, r4
 800b08a:	d908      	bls.n	800b09e <_free_r+0x42>
 800b08c:	6820      	ldr	r0, [r4, #0]
 800b08e:	1821      	adds	r1, r4, r0
 800b090:	428b      	cmp	r3, r1
 800b092:	bf01      	itttt	eq
 800b094:	6819      	ldreq	r1, [r3, #0]
 800b096:	685b      	ldreq	r3, [r3, #4]
 800b098:	1809      	addeq	r1, r1, r0
 800b09a:	6021      	streq	r1, [r4, #0]
 800b09c:	e7ed      	b.n	800b07a <_free_r+0x1e>
 800b09e:	461a      	mov	r2, r3
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	b10b      	cbz	r3, 800b0a8 <_free_r+0x4c>
 800b0a4:	42a3      	cmp	r3, r4
 800b0a6:	d9fa      	bls.n	800b09e <_free_r+0x42>
 800b0a8:	6811      	ldr	r1, [r2, #0]
 800b0aa:	1850      	adds	r0, r2, r1
 800b0ac:	42a0      	cmp	r0, r4
 800b0ae:	d10b      	bne.n	800b0c8 <_free_r+0x6c>
 800b0b0:	6820      	ldr	r0, [r4, #0]
 800b0b2:	4401      	add	r1, r0
 800b0b4:	1850      	adds	r0, r2, r1
 800b0b6:	4283      	cmp	r3, r0
 800b0b8:	6011      	str	r1, [r2, #0]
 800b0ba:	d1e0      	bne.n	800b07e <_free_r+0x22>
 800b0bc:	6818      	ldr	r0, [r3, #0]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	6053      	str	r3, [r2, #4]
 800b0c2:	4408      	add	r0, r1
 800b0c4:	6010      	str	r0, [r2, #0]
 800b0c6:	e7da      	b.n	800b07e <_free_r+0x22>
 800b0c8:	d902      	bls.n	800b0d0 <_free_r+0x74>
 800b0ca:	230c      	movs	r3, #12
 800b0cc:	602b      	str	r3, [r5, #0]
 800b0ce:	e7d6      	b.n	800b07e <_free_r+0x22>
 800b0d0:	6820      	ldr	r0, [r4, #0]
 800b0d2:	1821      	adds	r1, r4, r0
 800b0d4:	428b      	cmp	r3, r1
 800b0d6:	bf04      	itt	eq
 800b0d8:	6819      	ldreq	r1, [r3, #0]
 800b0da:	685b      	ldreq	r3, [r3, #4]
 800b0dc:	6063      	str	r3, [r4, #4]
 800b0de:	bf04      	itt	eq
 800b0e0:	1809      	addeq	r1, r1, r0
 800b0e2:	6021      	streq	r1, [r4, #0]
 800b0e4:	6054      	str	r4, [r2, #4]
 800b0e6:	e7ca      	b.n	800b07e <_free_r+0x22>
 800b0e8:	bd38      	pop	{r3, r4, r5, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20001d2c 	.word	0x20001d2c

0800b0f0 <__sfputc_r>:
 800b0f0:	6893      	ldr	r3, [r2, #8]
 800b0f2:	3b01      	subs	r3, #1
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	b410      	push	{r4}
 800b0f8:	6093      	str	r3, [r2, #8]
 800b0fa:	da08      	bge.n	800b10e <__sfputc_r+0x1e>
 800b0fc:	6994      	ldr	r4, [r2, #24]
 800b0fe:	42a3      	cmp	r3, r4
 800b100:	db01      	blt.n	800b106 <__sfputc_r+0x16>
 800b102:	290a      	cmp	r1, #10
 800b104:	d103      	bne.n	800b10e <__sfputc_r+0x1e>
 800b106:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b10a:	f000 bbae 	b.w	800b86a <__swbuf_r>
 800b10e:	6813      	ldr	r3, [r2, #0]
 800b110:	1c58      	adds	r0, r3, #1
 800b112:	6010      	str	r0, [r2, #0]
 800b114:	7019      	strb	r1, [r3, #0]
 800b116:	4608      	mov	r0, r1
 800b118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b11c:	4770      	bx	lr

0800b11e <__sfputs_r>:
 800b11e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b120:	4606      	mov	r6, r0
 800b122:	460f      	mov	r7, r1
 800b124:	4614      	mov	r4, r2
 800b126:	18d5      	adds	r5, r2, r3
 800b128:	42ac      	cmp	r4, r5
 800b12a:	d101      	bne.n	800b130 <__sfputs_r+0x12>
 800b12c:	2000      	movs	r0, #0
 800b12e:	e007      	b.n	800b140 <__sfputs_r+0x22>
 800b130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b134:	463a      	mov	r2, r7
 800b136:	4630      	mov	r0, r6
 800b138:	f7ff ffda 	bl	800b0f0 <__sfputc_r>
 800b13c:	1c43      	adds	r3, r0, #1
 800b13e:	d1f3      	bne.n	800b128 <__sfputs_r+0xa>
 800b140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b144 <_vfiprintf_r>:
 800b144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b148:	460d      	mov	r5, r1
 800b14a:	b09d      	sub	sp, #116	@ 0x74
 800b14c:	4614      	mov	r4, r2
 800b14e:	4698      	mov	r8, r3
 800b150:	4606      	mov	r6, r0
 800b152:	b118      	cbz	r0, 800b15c <_vfiprintf_r+0x18>
 800b154:	6a03      	ldr	r3, [r0, #32]
 800b156:	b90b      	cbnz	r3, 800b15c <_vfiprintf_r+0x18>
 800b158:	f7ff fe7c 	bl	800ae54 <__sinit>
 800b15c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b15e:	07d9      	lsls	r1, r3, #31
 800b160:	d405      	bmi.n	800b16e <_vfiprintf_r+0x2a>
 800b162:	89ab      	ldrh	r3, [r5, #12]
 800b164:	059a      	lsls	r2, r3, #22
 800b166:	d402      	bmi.n	800b16e <_vfiprintf_r+0x2a>
 800b168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b16a:	f7ff ff6e 	bl	800b04a <__retarget_lock_acquire_recursive>
 800b16e:	89ab      	ldrh	r3, [r5, #12]
 800b170:	071b      	lsls	r3, r3, #28
 800b172:	d501      	bpl.n	800b178 <_vfiprintf_r+0x34>
 800b174:	692b      	ldr	r3, [r5, #16]
 800b176:	b99b      	cbnz	r3, 800b1a0 <_vfiprintf_r+0x5c>
 800b178:	4629      	mov	r1, r5
 800b17a:	4630      	mov	r0, r6
 800b17c:	f000 fbb4 	bl	800b8e8 <__swsetup_r>
 800b180:	b170      	cbz	r0, 800b1a0 <_vfiprintf_r+0x5c>
 800b182:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b184:	07dc      	lsls	r4, r3, #31
 800b186:	d504      	bpl.n	800b192 <_vfiprintf_r+0x4e>
 800b188:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b18c:	b01d      	add	sp, #116	@ 0x74
 800b18e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b192:	89ab      	ldrh	r3, [r5, #12]
 800b194:	0598      	lsls	r0, r3, #22
 800b196:	d4f7      	bmi.n	800b188 <_vfiprintf_r+0x44>
 800b198:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b19a:	f7ff ff57 	bl	800b04c <__retarget_lock_release_recursive>
 800b19e:	e7f3      	b.n	800b188 <_vfiprintf_r+0x44>
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1a4:	2320      	movs	r3, #32
 800b1a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b1aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800b1ae:	2330      	movs	r3, #48	@ 0x30
 800b1b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b360 <_vfiprintf_r+0x21c>
 800b1b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b1b8:	f04f 0901 	mov.w	r9, #1
 800b1bc:	4623      	mov	r3, r4
 800b1be:	469a      	mov	sl, r3
 800b1c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1c4:	b10a      	cbz	r2, 800b1ca <_vfiprintf_r+0x86>
 800b1c6:	2a25      	cmp	r2, #37	@ 0x25
 800b1c8:	d1f9      	bne.n	800b1be <_vfiprintf_r+0x7a>
 800b1ca:	ebba 0b04 	subs.w	fp, sl, r4
 800b1ce:	d00b      	beq.n	800b1e8 <_vfiprintf_r+0xa4>
 800b1d0:	465b      	mov	r3, fp
 800b1d2:	4622      	mov	r2, r4
 800b1d4:	4629      	mov	r1, r5
 800b1d6:	4630      	mov	r0, r6
 800b1d8:	f7ff ffa1 	bl	800b11e <__sfputs_r>
 800b1dc:	3001      	adds	r0, #1
 800b1de:	f000 80a7 	beq.w	800b330 <_vfiprintf_r+0x1ec>
 800b1e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b1e4:	445a      	add	r2, fp
 800b1e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b1e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	f000 809f 	beq.w	800b330 <_vfiprintf_r+0x1ec>
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b1f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1fc:	f10a 0a01 	add.w	sl, sl, #1
 800b200:	9304      	str	r3, [sp, #16]
 800b202:	9307      	str	r3, [sp, #28]
 800b204:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b208:	931a      	str	r3, [sp, #104]	@ 0x68
 800b20a:	4654      	mov	r4, sl
 800b20c:	2205      	movs	r2, #5
 800b20e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b212:	4853      	ldr	r0, [pc, #332]	@ (800b360 <_vfiprintf_r+0x21c>)
 800b214:	f7f5 f804 	bl	8000220 <memchr>
 800b218:	9a04      	ldr	r2, [sp, #16]
 800b21a:	b9d8      	cbnz	r0, 800b254 <_vfiprintf_r+0x110>
 800b21c:	06d1      	lsls	r1, r2, #27
 800b21e:	bf44      	itt	mi
 800b220:	2320      	movmi	r3, #32
 800b222:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b226:	0713      	lsls	r3, r2, #28
 800b228:	bf44      	itt	mi
 800b22a:	232b      	movmi	r3, #43	@ 0x2b
 800b22c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b230:	f89a 3000 	ldrb.w	r3, [sl]
 800b234:	2b2a      	cmp	r3, #42	@ 0x2a
 800b236:	d015      	beq.n	800b264 <_vfiprintf_r+0x120>
 800b238:	9a07      	ldr	r2, [sp, #28]
 800b23a:	4654      	mov	r4, sl
 800b23c:	2000      	movs	r0, #0
 800b23e:	f04f 0c0a 	mov.w	ip, #10
 800b242:	4621      	mov	r1, r4
 800b244:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b248:	3b30      	subs	r3, #48	@ 0x30
 800b24a:	2b09      	cmp	r3, #9
 800b24c:	d94b      	bls.n	800b2e6 <_vfiprintf_r+0x1a2>
 800b24e:	b1b0      	cbz	r0, 800b27e <_vfiprintf_r+0x13a>
 800b250:	9207      	str	r2, [sp, #28]
 800b252:	e014      	b.n	800b27e <_vfiprintf_r+0x13a>
 800b254:	eba0 0308 	sub.w	r3, r0, r8
 800b258:	fa09 f303 	lsl.w	r3, r9, r3
 800b25c:	4313      	orrs	r3, r2
 800b25e:	9304      	str	r3, [sp, #16]
 800b260:	46a2      	mov	sl, r4
 800b262:	e7d2      	b.n	800b20a <_vfiprintf_r+0xc6>
 800b264:	9b03      	ldr	r3, [sp, #12]
 800b266:	1d19      	adds	r1, r3, #4
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	9103      	str	r1, [sp, #12]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	bfbb      	ittet	lt
 800b270:	425b      	neglt	r3, r3
 800b272:	f042 0202 	orrlt.w	r2, r2, #2
 800b276:	9307      	strge	r3, [sp, #28]
 800b278:	9307      	strlt	r3, [sp, #28]
 800b27a:	bfb8      	it	lt
 800b27c:	9204      	strlt	r2, [sp, #16]
 800b27e:	7823      	ldrb	r3, [r4, #0]
 800b280:	2b2e      	cmp	r3, #46	@ 0x2e
 800b282:	d10a      	bne.n	800b29a <_vfiprintf_r+0x156>
 800b284:	7863      	ldrb	r3, [r4, #1]
 800b286:	2b2a      	cmp	r3, #42	@ 0x2a
 800b288:	d132      	bne.n	800b2f0 <_vfiprintf_r+0x1ac>
 800b28a:	9b03      	ldr	r3, [sp, #12]
 800b28c:	1d1a      	adds	r2, r3, #4
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	9203      	str	r2, [sp, #12]
 800b292:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b296:	3402      	adds	r4, #2
 800b298:	9305      	str	r3, [sp, #20]
 800b29a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b370 <_vfiprintf_r+0x22c>
 800b29e:	7821      	ldrb	r1, [r4, #0]
 800b2a0:	2203      	movs	r2, #3
 800b2a2:	4650      	mov	r0, sl
 800b2a4:	f7f4 ffbc 	bl	8000220 <memchr>
 800b2a8:	b138      	cbz	r0, 800b2ba <_vfiprintf_r+0x176>
 800b2aa:	9b04      	ldr	r3, [sp, #16]
 800b2ac:	eba0 000a 	sub.w	r0, r0, sl
 800b2b0:	2240      	movs	r2, #64	@ 0x40
 800b2b2:	4082      	lsls	r2, r0
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	3401      	adds	r4, #1
 800b2b8:	9304      	str	r3, [sp, #16]
 800b2ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2be:	4829      	ldr	r0, [pc, #164]	@ (800b364 <_vfiprintf_r+0x220>)
 800b2c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b2c4:	2206      	movs	r2, #6
 800b2c6:	f7f4 ffab 	bl	8000220 <memchr>
 800b2ca:	2800      	cmp	r0, #0
 800b2cc:	d03f      	beq.n	800b34e <_vfiprintf_r+0x20a>
 800b2ce:	4b26      	ldr	r3, [pc, #152]	@ (800b368 <_vfiprintf_r+0x224>)
 800b2d0:	bb1b      	cbnz	r3, 800b31a <_vfiprintf_r+0x1d6>
 800b2d2:	9b03      	ldr	r3, [sp, #12]
 800b2d4:	3307      	adds	r3, #7
 800b2d6:	f023 0307 	bic.w	r3, r3, #7
 800b2da:	3308      	adds	r3, #8
 800b2dc:	9303      	str	r3, [sp, #12]
 800b2de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2e0:	443b      	add	r3, r7
 800b2e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2e4:	e76a      	b.n	800b1bc <_vfiprintf_r+0x78>
 800b2e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2ea:	460c      	mov	r4, r1
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	e7a8      	b.n	800b242 <_vfiprintf_r+0xfe>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	3401      	adds	r4, #1
 800b2f4:	9305      	str	r3, [sp, #20]
 800b2f6:	4619      	mov	r1, r3
 800b2f8:	f04f 0c0a 	mov.w	ip, #10
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b302:	3a30      	subs	r2, #48	@ 0x30
 800b304:	2a09      	cmp	r2, #9
 800b306:	d903      	bls.n	800b310 <_vfiprintf_r+0x1cc>
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d0c6      	beq.n	800b29a <_vfiprintf_r+0x156>
 800b30c:	9105      	str	r1, [sp, #20]
 800b30e:	e7c4      	b.n	800b29a <_vfiprintf_r+0x156>
 800b310:	fb0c 2101 	mla	r1, ip, r1, r2
 800b314:	4604      	mov	r4, r0
 800b316:	2301      	movs	r3, #1
 800b318:	e7f0      	b.n	800b2fc <_vfiprintf_r+0x1b8>
 800b31a:	ab03      	add	r3, sp, #12
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	462a      	mov	r2, r5
 800b320:	4b12      	ldr	r3, [pc, #72]	@ (800b36c <_vfiprintf_r+0x228>)
 800b322:	a904      	add	r1, sp, #16
 800b324:	4630      	mov	r0, r6
 800b326:	f3af 8000 	nop.w
 800b32a:	4607      	mov	r7, r0
 800b32c:	1c78      	adds	r0, r7, #1
 800b32e:	d1d6      	bne.n	800b2de <_vfiprintf_r+0x19a>
 800b330:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b332:	07d9      	lsls	r1, r3, #31
 800b334:	d405      	bmi.n	800b342 <_vfiprintf_r+0x1fe>
 800b336:	89ab      	ldrh	r3, [r5, #12]
 800b338:	059a      	lsls	r2, r3, #22
 800b33a:	d402      	bmi.n	800b342 <_vfiprintf_r+0x1fe>
 800b33c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b33e:	f7ff fe85 	bl	800b04c <__retarget_lock_release_recursive>
 800b342:	89ab      	ldrh	r3, [r5, #12]
 800b344:	065b      	lsls	r3, r3, #25
 800b346:	f53f af1f 	bmi.w	800b188 <_vfiprintf_r+0x44>
 800b34a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b34c:	e71e      	b.n	800b18c <_vfiprintf_r+0x48>
 800b34e:	ab03      	add	r3, sp, #12
 800b350:	9300      	str	r3, [sp, #0]
 800b352:	462a      	mov	r2, r5
 800b354:	4b05      	ldr	r3, [pc, #20]	@ (800b36c <_vfiprintf_r+0x228>)
 800b356:	a904      	add	r1, sp, #16
 800b358:	4630      	mov	r0, r6
 800b35a:	f000 f879 	bl	800b450 <_printf_i>
 800b35e:	e7e4      	b.n	800b32a <_vfiprintf_r+0x1e6>
 800b360:	0800bf34 	.word	0x0800bf34
 800b364:	0800bf3e 	.word	0x0800bf3e
 800b368:	00000000 	.word	0x00000000
 800b36c:	0800b11f 	.word	0x0800b11f
 800b370:	0800bf3a 	.word	0x0800bf3a

0800b374 <_printf_common>:
 800b374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b378:	4616      	mov	r6, r2
 800b37a:	4698      	mov	r8, r3
 800b37c:	688a      	ldr	r2, [r1, #8]
 800b37e:	690b      	ldr	r3, [r1, #16]
 800b380:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b384:	4293      	cmp	r3, r2
 800b386:	bfb8      	it	lt
 800b388:	4613      	movlt	r3, r2
 800b38a:	6033      	str	r3, [r6, #0]
 800b38c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b390:	4607      	mov	r7, r0
 800b392:	460c      	mov	r4, r1
 800b394:	b10a      	cbz	r2, 800b39a <_printf_common+0x26>
 800b396:	3301      	adds	r3, #1
 800b398:	6033      	str	r3, [r6, #0]
 800b39a:	6823      	ldr	r3, [r4, #0]
 800b39c:	0699      	lsls	r1, r3, #26
 800b39e:	bf42      	ittt	mi
 800b3a0:	6833      	ldrmi	r3, [r6, #0]
 800b3a2:	3302      	addmi	r3, #2
 800b3a4:	6033      	strmi	r3, [r6, #0]
 800b3a6:	6825      	ldr	r5, [r4, #0]
 800b3a8:	f015 0506 	ands.w	r5, r5, #6
 800b3ac:	d106      	bne.n	800b3bc <_printf_common+0x48>
 800b3ae:	f104 0a19 	add.w	sl, r4, #25
 800b3b2:	68e3      	ldr	r3, [r4, #12]
 800b3b4:	6832      	ldr	r2, [r6, #0]
 800b3b6:	1a9b      	subs	r3, r3, r2
 800b3b8:	42ab      	cmp	r3, r5
 800b3ba:	dc26      	bgt.n	800b40a <_printf_common+0x96>
 800b3bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3c0:	6822      	ldr	r2, [r4, #0]
 800b3c2:	3b00      	subs	r3, #0
 800b3c4:	bf18      	it	ne
 800b3c6:	2301      	movne	r3, #1
 800b3c8:	0692      	lsls	r2, r2, #26
 800b3ca:	d42b      	bmi.n	800b424 <_printf_common+0xb0>
 800b3cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b3d0:	4641      	mov	r1, r8
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	47c8      	blx	r9
 800b3d6:	3001      	adds	r0, #1
 800b3d8:	d01e      	beq.n	800b418 <_printf_common+0xa4>
 800b3da:	6823      	ldr	r3, [r4, #0]
 800b3dc:	6922      	ldr	r2, [r4, #16]
 800b3de:	f003 0306 	and.w	r3, r3, #6
 800b3e2:	2b04      	cmp	r3, #4
 800b3e4:	bf02      	ittt	eq
 800b3e6:	68e5      	ldreq	r5, [r4, #12]
 800b3e8:	6833      	ldreq	r3, [r6, #0]
 800b3ea:	1aed      	subeq	r5, r5, r3
 800b3ec:	68a3      	ldr	r3, [r4, #8]
 800b3ee:	bf0c      	ite	eq
 800b3f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3f4:	2500      	movne	r5, #0
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	bfc4      	itt	gt
 800b3fa:	1a9b      	subgt	r3, r3, r2
 800b3fc:	18ed      	addgt	r5, r5, r3
 800b3fe:	2600      	movs	r6, #0
 800b400:	341a      	adds	r4, #26
 800b402:	42b5      	cmp	r5, r6
 800b404:	d11a      	bne.n	800b43c <_printf_common+0xc8>
 800b406:	2000      	movs	r0, #0
 800b408:	e008      	b.n	800b41c <_printf_common+0xa8>
 800b40a:	2301      	movs	r3, #1
 800b40c:	4652      	mov	r2, sl
 800b40e:	4641      	mov	r1, r8
 800b410:	4638      	mov	r0, r7
 800b412:	47c8      	blx	r9
 800b414:	3001      	adds	r0, #1
 800b416:	d103      	bne.n	800b420 <_printf_common+0xac>
 800b418:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b41c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b420:	3501      	adds	r5, #1
 800b422:	e7c6      	b.n	800b3b2 <_printf_common+0x3e>
 800b424:	18e1      	adds	r1, r4, r3
 800b426:	1c5a      	adds	r2, r3, #1
 800b428:	2030      	movs	r0, #48	@ 0x30
 800b42a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b42e:	4422      	add	r2, r4
 800b430:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b434:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b438:	3302      	adds	r3, #2
 800b43a:	e7c7      	b.n	800b3cc <_printf_common+0x58>
 800b43c:	2301      	movs	r3, #1
 800b43e:	4622      	mov	r2, r4
 800b440:	4641      	mov	r1, r8
 800b442:	4638      	mov	r0, r7
 800b444:	47c8      	blx	r9
 800b446:	3001      	adds	r0, #1
 800b448:	d0e6      	beq.n	800b418 <_printf_common+0xa4>
 800b44a:	3601      	adds	r6, #1
 800b44c:	e7d9      	b.n	800b402 <_printf_common+0x8e>
	...

0800b450 <_printf_i>:
 800b450:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b454:	7e0f      	ldrb	r7, [r1, #24]
 800b456:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b458:	2f78      	cmp	r7, #120	@ 0x78
 800b45a:	4691      	mov	r9, r2
 800b45c:	4680      	mov	r8, r0
 800b45e:	460c      	mov	r4, r1
 800b460:	469a      	mov	sl, r3
 800b462:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b466:	d807      	bhi.n	800b478 <_printf_i+0x28>
 800b468:	2f62      	cmp	r7, #98	@ 0x62
 800b46a:	d80a      	bhi.n	800b482 <_printf_i+0x32>
 800b46c:	2f00      	cmp	r7, #0
 800b46e:	f000 80d1 	beq.w	800b614 <_printf_i+0x1c4>
 800b472:	2f58      	cmp	r7, #88	@ 0x58
 800b474:	f000 80b8 	beq.w	800b5e8 <_printf_i+0x198>
 800b478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b47c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b480:	e03a      	b.n	800b4f8 <_printf_i+0xa8>
 800b482:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b486:	2b15      	cmp	r3, #21
 800b488:	d8f6      	bhi.n	800b478 <_printf_i+0x28>
 800b48a:	a101      	add	r1, pc, #4	@ (adr r1, 800b490 <_printf_i+0x40>)
 800b48c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b490:	0800b4e9 	.word	0x0800b4e9
 800b494:	0800b4fd 	.word	0x0800b4fd
 800b498:	0800b479 	.word	0x0800b479
 800b49c:	0800b479 	.word	0x0800b479
 800b4a0:	0800b479 	.word	0x0800b479
 800b4a4:	0800b479 	.word	0x0800b479
 800b4a8:	0800b4fd 	.word	0x0800b4fd
 800b4ac:	0800b479 	.word	0x0800b479
 800b4b0:	0800b479 	.word	0x0800b479
 800b4b4:	0800b479 	.word	0x0800b479
 800b4b8:	0800b479 	.word	0x0800b479
 800b4bc:	0800b5fb 	.word	0x0800b5fb
 800b4c0:	0800b527 	.word	0x0800b527
 800b4c4:	0800b5b5 	.word	0x0800b5b5
 800b4c8:	0800b479 	.word	0x0800b479
 800b4cc:	0800b479 	.word	0x0800b479
 800b4d0:	0800b61d 	.word	0x0800b61d
 800b4d4:	0800b479 	.word	0x0800b479
 800b4d8:	0800b527 	.word	0x0800b527
 800b4dc:	0800b479 	.word	0x0800b479
 800b4e0:	0800b479 	.word	0x0800b479
 800b4e4:	0800b5bd 	.word	0x0800b5bd
 800b4e8:	6833      	ldr	r3, [r6, #0]
 800b4ea:	1d1a      	adds	r2, r3, #4
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	6032      	str	r2, [r6, #0]
 800b4f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b4f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b4f8:	2301      	movs	r3, #1
 800b4fa:	e09c      	b.n	800b636 <_printf_i+0x1e6>
 800b4fc:	6833      	ldr	r3, [r6, #0]
 800b4fe:	6820      	ldr	r0, [r4, #0]
 800b500:	1d19      	adds	r1, r3, #4
 800b502:	6031      	str	r1, [r6, #0]
 800b504:	0606      	lsls	r6, r0, #24
 800b506:	d501      	bpl.n	800b50c <_printf_i+0xbc>
 800b508:	681d      	ldr	r5, [r3, #0]
 800b50a:	e003      	b.n	800b514 <_printf_i+0xc4>
 800b50c:	0645      	lsls	r5, r0, #25
 800b50e:	d5fb      	bpl.n	800b508 <_printf_i+0xb8>
 800b510:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b514:	2d00      	cmp	r5, #0
 800b516:	da03      	bge.n	800b520 <_printf_i+0xd0>
 800b518:	232d      	movs	r3, #45	@ 0x2d
 800b51a:	426d      	negs	r5, r5
 800b51c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b520:	4858      	ldr	r0, [pc, #352]	@ (800b684 <_printf_i+0x234>)
 800b522:	230a      	movs	r3, #10
 800b524:	e011      	b.n	800b54a <_printf_i+0xfa>
 800b526:	6821      	ldr	r1, [r4, #0]
 800b528:	6833      	ldr	r3, [r6, #0]
 800b52a:	0608      	lsls	r0, r1, #24
 800b52c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b530:	d402      	bmi.n	800b538 <_printf_i+0xe8>
 800b532:	0649      	lsls	r1, r1, #25
 800b534:	bf48      	it	mi
 800b536:	b2ad      	uxthmi	r5, r5
 800b538:	2f6f      	cmp	r7, #111	@ 0x6f
 800b53a:	4852      	ldr	r0, [pc, #328]	@ (800b684 <_printf_i+0x234>)
 800b53c:	6033      	str	r3, [r6, #0]
 800b53e:	bf14      	ite	ne
 800b540:	230a      	movne	r3, #10
 800b542:	2308      	moveq	r3, #8
 800b544:	2100      	movs	r1, #0
 800b546:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b54a:	6866      	ldr	r6, [r4, #4]
 800b54c:	60a6      	str	r6, [r4, #8]
 800b54e:	2e00      	cmp	r6, #0
 800b550:	db05      	blt.n	800b55e <_printf_i+0x10e>
 800b552:	6821      	ldr	r1, [r4, #0]
 800b554:	432e      	orrs	r6, r5
 800b556:	f021 0104 	bic.w	r1, r1, #4
 800b55a:	6021      	str	r1, [r4, #0]
 800b55c:	d04b      	beq.n	800b5f6 <_printf_i+0x1a6>
 800b55e:	4616      	mov	r6, r2
 800b560:	fbb5 f1f3 	udiv	r1, r5, r3
 800b564:	fb03 5711 	mls	r7, r3, r1, r5
 800b568:	5dc7      	ldrb	r7, [r0, r7]
 800b56a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b56e:	462f      	mov	r7, r5
 800b570:	42bb      	cmp	r3, r7
 800b572:	460d      	mov	r5, r1
 800b574:	d9f4      	bls.n	800b560 <_printf_i+0x110>
 800b576:	2b08      	cmp	r3, #8
 800b578:	d10b      	bne.n	800b592 <_printf_i+0x142>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	07df      	lsls	r7, r3, #31
 800b57e:	d508      	bpl.n	800b592 <_printf_i+0x142>
 800b580:	6923      	ldr	r3, [r4, #16]
 800b582:	6861      	ldr	r1, [r4, #4]
 800b584:	4299      	cmp	r1, r3
 800b586:	bfde      	ittt	le
 800b588:	2330      	movle	r3, #48	@ 0x30
 800b58a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b58e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b592:	1b92      	subs	r2, r2, r6
 800b594:	6122      	str	r2, [r4, #16]
 800b596:	f8cd a000 	str.w	sl, [sp]
 800b59a:	464b      	mov	r3, r9
 800b59c:	aa03      	add	r2, sp, #12
 800b59e:	4621      	mov	r1, r4
 800b5a0:	4640      	mov	r0, r8
 800b5a2:	f7ff fee7 	bl	800b374 <_printf_common>
 800b5a6:	3001      	adds	r0, #1
 800b5a8:	d14a      	bne.n	800b640 <_printf_i+0x1f0>
 800b5aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b5ae:	b004      	add	sp, #16
 800b5b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5b4:	6823      	ldr	r3, [r4, #0]
 800b5b6:	f043 0320 	orr.w	r3, r3, #32
 800b5ba:	6023      	str	r3, [r4, #0]
 800b5bc:	4832      	ldr	r0, [pc, #200]	@ (800b688 <_printf_i+0x238>)
 800b5be:	2778      	movs	r7, #120	@ 0x78
 800b5c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	6831      	ldr	r1, [r6, #0]
 800b5c8:	061f      	lsls	r7, r3, #24
 800b5ca:	f851 5b04 	ldr.w	r5, [r1], #4
 800b5ce:	d402      	bmi.n	800b5d6 <_printf_i+0x186>
 800b5d0:	065f      	lsls	r7, r3, #25
 800b5d2:	bf48      	it	mi
 800b5d4:	b2ad      	uxthmi	r5, r5
 800b5d6:	6031      	str	r1, [r6, #0]
 800b5d8:	07d9      	lsls	r1, r3, #31
 800b5da:	bf44      	itt	mi
 800b5dc:	f043 0320 	orrmi.w	r3, r3, #32
 800b5e0:	6023      	strmi	r3, [r4, #0]
 800b5e2:	b11d      	cbz	r5, 800b5ec <_printf_i+0x19c>
 800b5e4:	2310      	movs	r3, #16
 800b5e6:	e7ad      	b.n	800b544 <_printf_i+0xf4>
 800b5e8:	4826      	ldr	r0, [pc, #152]	@ (800b684 <_printf_i+0x234>)
 800b5ea:	e7e9      	b.n	800b5c0 <_printf_i+0x170>
 800b5ec:	6823      	ldr	r3, [r4, #0]
 800b5ee:	f023 0320 	bic.w	r3, r3, #32
 800b5f2:	6023      	str	r3, [r4, #0]
 800b5f4:	e7f6      	b.n	800b5e4 <_printf_i+0x194>
 800b5f6:	4616      	mov	r6, r2
 800b5f8:	e7bd      	b.n	800b576 <_printf_i+0x126>
 800b5fa:	6833      	ldr	r3, [r6, #0]
 800b5fc:	6825      	ldr	r5, [r4, #0]
 800b5fe:	6961      	ldr	r1, [r4, #20]
 800b600:	1d18      	adds	r0, r3, #4
 800b602:	6030      	str	r0, [r6, #0]
 800b604:	062e      	lsls	r6, r5, #24
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	d501      	bpl.n	800b60e <_printf_i+0x1be>
 800b60a:	6019      	str	r1, [r3, #0]
 800b60c:	e002      	b.n	800b614 <_printf_i+0x1c4>
 800b60e:	0668      	lsls	r0, r5, #25
 800b610:	d5fb      	bpl.n	800b60a <_printf_i+0x1ba>
 800b612:	8019      	strh	r1, [r3, #0]
 800b614:	2300      	movs	r3, #0
 800b616:	6123      	str	r3, [r4, #16]
 800b618:	4616      	mov	r6, r2
 800b61a:	e7bc      	b.n	800b596 <_printf_i+0x146>
 800b61c:	6833      	ldr	r3, [r6, #0]
 800b61e:	1d1a      	adds	r2, r3, #4
 800b620:	6032      	str	r2, [r6, #0]
 800b622:	681e      	ldr	r6, [r3, #0]
 800b624:	6862      	ldr	r2, [r4, #4]
 800b626:	2100      	movs	r1, #0
 800b628:	4630      	mov	r0, r6
 800b62a:	f7f4 fdf9 	bl	8000220 <memchr>
 800b62e:	b108      	cbz	r0, 800b634 <_printf_i+0x1e4>
 800b630:	1b80      	subs	r0, r0, r6
 800b632:	6060      	str	r0, [r4, #4]
 800b634:	6863      	ldr	r3, [r4, #4]
 800b636:	6123      	str	r3, [r4, #16]
 800b638:	2300      	movs	r3, #0
 800b63a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b63e:	e7aa      	b.n	800b596 <_printf_i+0x146>
 800b640:	6923      	ldr	r3, [r4, #16]
 800b642:	4632      	mov	r2, r6
 800b644:	4649      	mov	r1, r9
 800b646:	4640      	mov	r0, r8
 800b648:	47d0      	blx	sl
 800b64a:	3001      	adds	r0, #1
 800b64c:	d0ad      	beq.n	800b5aa <_printf_i+0x15a>
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	079b      	lsls	r3, r3, #30
 800b652:	d413      	bmi.n	800b67c <_printf_i+0x22c>
 800b654:	68e0      	ldr	r0, [r4, #12]
 800b656:	9b03      	ldr	r3, [sp, #12]
 800b658:	4298      	cmp	r0, r3
 800b65a:	bfb8      	it	lt
 800b65c:	4618      	movlt	r0, r3
 800b65e:	e7a6      	b.n	800b5ae <_printf_i+0x15e>
 800b660:	2301      	movs	r3, #1
 800b662:	4632      	mov	r2, r6
 800b664:	4649      	mov	r1, r9
 800b666:	4640      	mov	r0, r8
 800b668:	47d0      	blx	sl
 800b66a:	3001      	adds	r0, #1
 800b66c:	d09d      	beq.n	800b5aa <_printf_i+0x15a>
 800b66e:	3501      	adds	r5, #1
 800b670:	68e3      	ldr	r3, [r4, #12]
 800b672:	9903      	ldr	r1, [sp, #12]
 800b674:	1a5b      	subs	r3, r3, r1
 800b676:	42ab      	cmp	r3, r5
 800b678:	dcf2      	bgt.n	800b660 <_printf_i+0x210>
 800b67a:	e7eb      	b.n	800b654 <_printf_i+0x204>
 800b67c:	2500      	movs	r5, #0
 800b67e:	f104 0619 	add.w	r6, r4, #25
 800b682:	e7f5      	b.n	800b670 <_printf_i+0x220>
 800b684:	0800bf45 	.word	0x0800bf45
 800b688:	0800bf56 	.word	0x0800bf56

0800b68c <__sflush_r>:
 800b68c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b694:	0716      	lsls	r6, r2, #28
 800b696:	4605      	mov	r5, r0
 800b698:	460c      	mov	r4, r1
 800b69a:	d454      	bmi.n	800b746 <__sflush_r+0xba>
 800b69c:	684b      	ldr	r3, [r1, #4]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	dc02      	bgt.n	800b6a8 <__sflush_r+0x1c>
 800b6a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	dd48      	ble.n	800b73a <__sflush_r+0xae>
 800b6a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6aa:	2e00      	cmp	r6, #0
 800b6ac:	d045      	beq.n	800b73a <__sflush_r+0xae>
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b6b4:	682f      	ldr	r7, [r5, #0]
 800b6b6:	6a21      	ldr	r1, [r4, #32]
 800b6b8:	602b      	str	r3, [r5, #0]
 800b6ba:	d030      	beq.n	800b71e <__sflush_r+0x92>
 800b6bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b6be:	89a3      	ldrh	r3, [r4, #12]
 800b6c0:	0759      	lsls	r1, r3, #29
 800b6c2:	d505      	bpl.n	800b6d0 <__sflush_r+0x44>
 800b6c4:	6863      	ldr	r3, [r4, #4]
 800b6c6:	1ad2      	subs	r2, r2, r3
 800b6c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b6ca:	b10b      	cbz	r3, 800b6d0 <__sflush_r+0x44>
 800b6cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b6ce:	1ad2      	subs	r2, r2, r3
 800b6d0:	2300      	movs	r3, #0
 800b6d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b6d4:	6a21      	ldr	r1, [r4, #32]
 800b6d6:	4628      	mov	r0, r5
 800b6d8:	47b0      	blx	r6
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	d106      	bne.n	800b6ee <__sflush_r+0x62>
 800b6e0:	6829      	ldr	r1, [r5, #0]
 800b6e2:	291d      	cmp	r1, #29
 800b6e4:	d82b      	bhi.n	800b73e <__sflush_r+0xb2>
 800b6e6:	4a2a      	ldr	r2, [pc, #168]	@ (800b790 <__sflush_r+0x104>)
 800b6e8:	40ca      	lsrs	r2, r1
 800b6ea:	07d6      	lsls	r6, r2, #31
 800b6ec:	d527      	bpl.n	800b73e <__sflush_r+0xb2>
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	6062      	str	r2, [r4, #4]
 800b6f2:	04d9      	lsls	r1, r3, #19
 800b6f4:	6922      	ldr	r2, [r4, #16]
 800b6f6:	6022      	str	r2, [r4, #0]
 800b6f8:	d504      	bpl.n	800b704 <__sflush_r+0x78>
 800b6fa:	1c42      	adds	r2, r0, #1
 800b6fc:	d101      	bne.n	800b702 <__sflush_r+0x76>
 800b6fe:	682b      	ldr	r3, [r5, #0]
 800b700:	b903      	cbnz	r3, 800b704 <__sflush_r+0x78>
 800b702:	6560      	str	r0, [r4, #84]	@ 0x54
 800b704:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b706:	602f      	str	r7, [r5, #0]
 800b708:	b1b9      	cbz	r1, 800b73a <__sflush_r+0xae>
 800b70a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b70e:	4299      	cmp	r1, r3
 800b710:	d002      	beq.n	800b718 <__sflush_r+0x8c>
 800b712:	4628      	mov	r0, r5
 800b714:	f7ff fca2 	bl	800b05c <_free_r>
 800b718:	2300      	movs	r3, #0
 800b71a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b71c:	e00d      	b.n	800b73a <__sflush_r+0xae>
 800b71e:	2301      	movs	r3, #1
 800b720:	4628      	mov	r0, r5
 800b722:	47b0      	blx	r6
 800b724:	4602      	mov	r2, r0
 800b726:	1c50      	adds	r0, r2, #1
 800b728:	d1c9      	bne.n	800b6be <__sflush_r+0x32>
 800b72a:	682b      	ldr	r3, [r5, #0]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d0c6      	beq.n	800b6be <__sflush_r+0x32>
 800b730:	2b1d      	cmp	r3, #29
 800b732:	d001      	beq.n	800b738 <__sflush_r+0xac>
 800b734:	2b16      	cmp	r3, #22
 800b736:	d11e      	bne.n	800b776 <__sflush_r+0xea>
 800b738:	602f      	str	r7, [r5, #0]
 800b73a:	2000      	movs	r0, #0
 800b73c:	e022      	b.n	800b784 <__sflush_r+0xf8>
 800b73e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b742:	b21b      	sxth	r3, r3
 800b744:	e01b      	b.n	800b77e <__sflush_r+0xf2>
 800b746:	690f      	ldr	r7, [r1, #16]
 800b748:	2f00      	cmp	r7, #0
 800b74a:	d0f6      	beq.n	800b73a <__sflush_r+0xae>
 800b74c:	0793      	lsls	r3, r2, #30
 800b74e:	680e      	ldr	r6, [r1, #0]
 800b750:	bf08      	it	eq
 800b752:	694b      	ldreq	r3, [r1, #20]
 800b754:	600f      	str	r7, [r1, #0]
 800b756:	bf18      	it	ne
 800b758:	2300      	movne	r3, #0
 800b75a:	eba6 0807 	sub.w	r8, r6, r7
 800b75e:	608b      	str	r3, [r1, #8]
 800b760:	f1b8 0f00 	cmp.w	r8, #0
 800b764:	dde9      	ble.n	800b73a <__sflush_r+0xae>
 800b766:	6a21      	ldr	r1, [r4, #32]
 800b768:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b76a:	4643      	mov	r3, r8
 800b76c:	463a      	mov	r2, r7
 800b76e:	4628      	mov	r0, r5
 800b770:	47b0      	blx	r6
 800b772:	2800      	cmp	r0, #0
 800b774:	dc08      	bgt.n	800b788 <__sflush_r+0xfc>
 800b776:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b77a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77e:	81a3      	strh	r3, [r4, #12]
 800b780:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b788:	4407      	add	r7, r0
 800b78a:	eba8 0800 	sub.w	r8, r8, r0
 800b78e:	e7e7      	b.n	800b760 <__sflush_r+0xd4>
 800b790:	20400001 	.word	0x20400001

0800b794 <_fflush_r>:
 800b794:	b538      	push	{r3, r4, r5, lr}
 800b796:	690b      	ldr	r3, [r1, #16]
 800b798:	4605      	mov	r5, r0
 800b79a:	460c      	mov	r4, r1
 800b79c:	b913      	cbnz	r3, 800b7a4 <_fflush_r+0x10>
 800b79e:	2500      	movs	r5, #0
 800b7a0:	4628      	mov	r0, r5
 800b7a2:	bd38      	pop	{r3, r4, r5, pc}
 800b7a4:	b118      	cbz	r0, 800b7ae <_fflush_r+0x1a>
 800b7a6:	6a03      	ldr	r3, [r0, #32]
 800b7a8:	b90b      	cbnz	r3, 800b7ae <_fflush_r+0x1a>
 800b7aa:	f7ff fb53 	bl	800ae54 <__sinit>
 800b7ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d0f3      	beq.n	800b79e <_fflush_r+0xa>
 800b7b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b7b8:	07d0      	lsls	r0, r2, #31
 800b7ba:	d404      	bmi.n	800b7c6 <_fflush_r+0x32>
 800b7bc:	0599      	lsls	r1, r3, #22
 800b7be:	d402      	bmi.n	800b7c6 <_fflush_r+0x32>
 800b7c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7c2:	f7ff fc42 	bl	800b04a <__retarget_lock_acquire_recursive>
 800b7c6:	4628      	mov	r0, r5
 800b7c8:	4621      	mov	r1, r4
 800b7ca:	f7ff ff5f 	bl	800b68c <__sflush_r>
 800b7ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b7d0:	07da      	lsls	r2, r3, #31
 800b7d2:	4605      	mov	r5, r0
 800b7d4:	d4e4      	bmi.n	800b7a0 <_fflush_r+0xc>
 800b7d6:	89a3      	ldrh	r3, [r4, #12]
 800b7d8:	059b      	lsls	r3, r3, #22
 800b7da:	d4e1      	bmi.n	800b7a0 <_fflush_r+0xc>
 800b7dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b7de:	f7ff fc35 	bl	800b04c <__retarget_lock_release_recursive>
 800b7e2:	e7dd      	b.n	800b7a0 <_fflush_r+0xc>

0800b7e4 <__sread>:
 800b7e4:	b510      	push	{r4, lr}
 800b7e6:	460c      	mov	r4, r1
 800b7e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ec:	f000 f986 	bl	800bafc <_read_r>
 800b7f0:	2800      	cmp	r0, #0
 800b7f2:	bfab      	itete	ge
 800b7f4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b7f6:	89a3      	ldrhlt	r3, [r4, #12]
 800b7f8:	181b      	addge	r3, r3, r0
 800b7fa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b7fe:	bfac      	ite	ge
 800b800:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b802:	81a3      	strhlt	r3, [r4, #12]
 800b804:	bd10      	pop	{r4, pc}

0800b806 <__swrite>:
 800b806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b80a:	461f      	mov	r7, r3
 800b80c:	898b      	ldrh	r3, [r1, #12]
 800b80e:	05db      	lsls	r3, r3, #23
 800b810:	4605      	mov	r5, r0
 800b812:	460c      	mov	r4, r1
 800b814:	4616      	mov	r6, r2
 800b816:	d505      	bpl.n	800b824 <__swrite+0x1e>
 800b818:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b81c:	2302      	movs	r3, #2
 800b81e:	2200      	movs	r2, #0
 800b820:	f000 f95a 	bl	800bad8 <_lseek_r>
 800b824:	89a3      	ldrh	r3, [r4, #12]
 800b826:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b82a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b82e:	81a3      	strh	r3, [r4, #12]
 800b830:	4632      	mov	r2, r6
 800b832:	463b      	mov	r3, r7
 800b834:	4628      	mov	r0, r5
 800b836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b83a:	f000 b985 	b.w	800bb48 <_write_r>

0800b83e <__sseek>:
 800b83e:	b510      	push	{r4, lr}
 800b840:	460c      	mov	r4, r1
 800b842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b846:	f000 f947 	bl	800bad8 <_lseek_r>
 800b84a:	1c43      	adds	r3, r0, #1
 800b84c:	89a3      	ldrh	r3, [r4, #12]
 800b84e:	bf15      	itete	ne
 800b850:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b852:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b856:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b85a:	81a3      	strheq	r3, [r4, #12]
 800b85c:	bf18      	it	ne
 800b85e:	81a3      	strhne	r3, [r4, #12]
 800b860:	bd10      	pop	{r4, pc}

0800b862 <__sclose>:
 800b862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b866:	f000 b981 	b.w	800bb6c <_close_r>

0800b86a <__swbuf_r>:
 800b86a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86c:	460e      	mov	r6, r1
 800b86e:	4614      	mov	r4, r2
 800b870:	4605      	mov	r5, r0
 800b872:	b118      	cbz	r0, 800b87c <__swbuf_r+0x12>
 800b874:	6a03      	ldr	r3, [r0, #32]
 800b876:	b90b      	cbnz	r3, 800b87c <__swbuf_r+0x12>
 800b878:	f7ff faec 	bl	800ae54 <__sinit>
 800b87c:	69a3      	ldr	r3, [r4, #24]
 800b87e:	60a3      	str	r3, [r4, #8]
 800b880:	89a3      	ldrh	r3, [r4, #12]
 800b882:	071a      	lsls	r2, r3, #28
 800b884:	d501      	bpl.n	800b88a <__swbuf_r+0x20>
 800b886:	6923      	ldr	r3, [r4, #16]
 800b888:	b943      	cbnz	r3, 800b89c <__swbuf_r+0x32>
 800b88a:	4621      	mov	r1, r4
 800b88c:	4628      	mov	r0, r5
 800b88e:	f000 f82b 	bl	800b8e8 <__swsetup_r>
 800b892:	b118      	cbz	r0, 800b89c <__swbuf_r+0x32>
 800b894:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800b898:	4638      	mov	r0, r7
 800b89a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b89c:	6823      	ldr	r3, [r4, #0]
 800b89e:	6922      	ldr	r2, [r4, #16]
 800b8a0:	1a98      	subs	r0, r3, r2
 800b8a2:	6963      	ldr	r3, [r4, #20]
 800b8a4:	b2f6      	uxtb	r6, r6
 800b8a6:	4283      	cmp	r3, r0
 800b8a8:	4637      	mov	r7, r6
 800b8aa:	dc05      	bgt.n	800b8b8 <__swbuf_r+0x4e>
 800b8ac:	4621      	mov	r1, r4
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	f7ff ff70 	bl	800b794 <_fflush_r>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d1ed      	bne.n	800b894 <__swbuf_r+0x2a>
 800b8b8:	68a3      	ldr	r3, [r4, #8]
 800b8ba:	3b01      	subs	r3, #1
 800b8bc:	60a3      	str	r3, [r4, #8]
 800b8be:	6823      	ldr	r3, [r4, #0]
 800b8c0:	1c5a      	adds	r2, r3, #1
 800b8c2:	6022      	str	r2, [r4, #0]
 800b8c4:	701e      	strb	r6, [r3, #0]
 800b8c6:	6962      	ldr	r2, [r4, #20]
 800b8c8:	1c43      	adds	r3, r0, #1
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d004      	beq.n	800b8d8 <__swbuf_r+0x6e>
 800b8ce:	89a3      	ldrh	r3, [r4, #12]
 800b8d0:	07db      	lsls	r3, r3, #31
 800b8d2:	d5e1      	bpl.n	800b898 <__swbuf_r+0x2e>
 800b8d4:	2e0a      	cmp	r6, #10
 800b8d6:	d1df      	bne.n	800b898 <__swbuf_r+0x2e>
 800b8d8:	4621      	mov	r1, r4
 800b8da:	4628      	mov	r0, r5
 800b8dc:	f7ff ff5a 	bl	800b794 <_fflush_r>
 800b8e0:	2800      	cmp	r0, #0
 800b8e2:	d0d9      	beq.n	800b898 <__swbuf_r+0x2e>
 800b8e4:	e7d6      	b.n	800b894 <__swbuf_r+0x2a>
	...

0800b8e8 <__swsetup_r>:
 800b8e8:	b538      	push	{r3, r4, r5, lr}
 800b8ea:	4b29      	ldr	r3, [pc, #164]	@ (800b990 <__swsetup_r+0xa8>)
 800b8ec:	4605      	mov	r5, r0
 800b8ee:	6818      	ldr	r0, [r3, #0]
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	b118      	cbz	r0, 800b8fc <__swsetup_r+0x14>
 800b8f4:	6a03      	ldr	r3, [r0, #32]
 800b8f6:	b90b      	cbnz	r3, 800b8fc <__swsetup_r+0x14>
 800b8f8:	f7ff faac 	bl	800ae54 <__sinit>
 800b8fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b900:	0719      	lsls	r1, r3, #28
 800b902:	d422      	bmi.n	800b94a <__swsetup_r+0x62>
 800b904:	06da      	lsls	r2, r3, #27
 800b906:	d407      	bmi.n	800b918 <__swsetup_r+0x30>
 800b908:	2209      	movs	r2, #9
 800b90a:	602a      	str	r2, [r5, #0]
 800b90c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b910:	81a3      	strh	r3, [r4, #12]
 800b912:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b916:	e033      	b.n	800b980 <__swsetup_r+0x98>
 800b918:	0758      	lsls	r0, r3, #29
 800b91a:	d512      	bpl.n	800b942 <__swsetup_r+0x5a>
 800b91c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b91e:	b141      	cbz	r1, 800b932 <__swsetup_r+0x4a>
 800b920:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b924:	4299      	cmp	r1, r3
 800b926:	d002      	beq.n	800b92e <__swsetup_r+0x46>
 800b928:	4628      	mov	r0, r5
 800b92a:	f7ff fb97 	bl	800b05c <_free_r>
 800b92e:	2300      	movs	r3, #0
 800b930:	6363      	str	r3, [r4, #52]	@ 0x34
 800b932:	89a3      	ldrh	r3, [r4, #12]
 800b934:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b938:	81a3      	strh	r3, [r4, #12]
 800b93a:	2300      	movs	r3, #0
 800b93c:	6063      	str	r3, [r4, #4]
 800b93e:	6923      	ldr	r3, [r4, #16]
 800b940:	6023      	str	r3, [r4, #0]
 800b942:	89a3      	ldrh	r3, [r4, #12]
 800b944:	f043 0308 	orr.w	r3, r3, #8
 800b948:	81a3      	strh	r3, [r4, #12]
 800b94a:	6923      	ldr	r3, [r4, #16]
 800b94c:	b94b      	cbnz	r3, 800b962 <__swsetup_r+0x7a>
 800b94e:	89a3      	ldrh	r3, [r4, #12]
 800b950:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b954:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b958:	d003      	beq.n	800b962 <__swsetup_r+0x7a>
 800b95a:	4621      	mov	r1, r4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f000 f83f 	bl	800b9e0 <__smakebuf_r>
 800b962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b966:	f013 0201 	ands.w	r2, r3, #1
 800b96a:	d00a      	beq.n	800b982 <__swsetup_r+0x9a>
 800b96c:	2200      	movs	r2, #0
 800b96e:	60a2      	str	r2, [r4, #8]
 800b970:	6962      	ldr	r2, [r4, #20]
 800b972:	4252      	negs	r2, r2
 800b974:	61a2      	str	r2, [r4, #24]
 800b976:	6922      	ldr	r2, [r4, #16]
 800b978:	b942      	cbnz	r2, 800b98c <__swsetup_r+0xa4>
 800b97a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b97e:	d1c5      	bne.n	800b90c <__swsetup_r+0x24>
 800b980:	bd38      	pop	{r3, r4, r5, pc}
 800b982:	0799      	lsls	r1, r3, #30
 800b984:	bf58      	it	pl
 800b986:	6962      	ldrpl	r2, [r4, #20]
 800b988:	60a2      	str	r2, [r4, #8]
 800b98a:	e7f4      	b.n	800b976 <__swsetup_r+0x8e>
 800b98c:	2000      	movs	r0, #0
 800b98e:	e7f7      	b.n	800b980 <__swsetup_r+0x98>
 800b990:	2000014c 	.word	0x2000014c

0800b994 <__swhatbuf_r>:
 800b994:	b570      	push	{r4, r5, r6, lr}
 800b996:	460c      	mov	r4, r1
 800b998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b99c:	2900      	cmp	r1, #0
 800b99e:	b096      	sub	sp, #88	@ 0x58
 800b9a0:	4615      	mov	r5, r2
 800b9a2:	461e      	mov	r6, r3
 800b9a4:	da0d      	bge.n	800b9c2 <__swhatbuf_r+0x2e>
 800b9a6:	89a3      	ldrh	r3, [r4, #12]
 800b9a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b9ac:	f04f 0100 	mov.w	r1, #0
 800b9b0:	bf14      	ite	ne
 800b9b2:	2340      	movne	r3, #64	@ 0x40
 800b9b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b9b8:	2000      	movs	r0, #0
 800b9ba:	6031      	str	r1, [r6, #0]
 800b9bc:	602b      	str	r3, [r5, #0]
 800b9be:	b016      	add	sp, #88	@ 0x58
 800b9c0:	bd70      	pop	{r4, r5, r6, pc}
 800b9c2:	466a      	mov	r2, sp
 800b9c4:	f000 f8e2 	bl	800bb8c <_fstat_r>
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	dbec      	blt.n	800b9a6 <__swhatbuf_r+0x12>
 800b9cc:	9901      	ldr	r1, [sp, #4]
 800b9ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b9d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b9d6:	4259      	negs	r1, r3
 800b9d8:	4159      	adcs	r1, r3
 800b9da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b9de:	e7eb      	b.n	800b9b8 <__swhatbuf_r+0x24>

0800b9e0 <__smakebuf_r>:
 800b9e0:	898b      	ldrh	r3, [r1, #12]
 800b9e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9e4:	079d      	lsls	r5, r3, #30
 800b9e6:	4606      	mov	r6, r0
 800b9e8:	460c      	mov	r4, r1
 800b9ea:	d507      	bpl.n	800b9fc <__smakebuf_r+0x1c>
 800b9ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b9f0:	6023      	str	r3, [r4, #0]
 800b9f2:	6123      	str	r3, [r4, #16]
 800b9f4:	2301      	movs	r3, #1
 800b9f6:	6163      	str	r3, [r4, #20]
 800b9f8:	b003      	add	sp, #12
 800b9fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9fc:	ab01      	add	r3, sp, #4
 800b9fe:	466a      	mov	r2, sp
 800ba00:	f7ff ffc8 	bl	800b994 <__swhatbuf_r>
 800ba04:	9f00      	ldr	r7, [sp, #0]
 800ba06:	4605      	mov	r5, r0
 800ba08:	4639      	mov	r1, r7
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	f7ff f90a 	bl	800ac24 <_malloc_r>
 800ba10:	b948      	cbnz	r0, 800ba26 <__smakebuf_r+0x46>
 800ba12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba16:	059a      	lsls	r2, r3, #22
 800ba18:	d4ee      	bmi.n	800b9f8 <__smakebuf_r+0x18>
 800ba1a:	f023 0303 	bic.w	r3, r3, #3
 800ba1e:	f043 0302 	orr.w	r3, r3, #2
 800ba22:	81a3      	strh	r3, [r4, #12]
 800ba24:	e7e2      	b.n	800b9ec <__smakebuf_r+0xc>
 800ba26:	89a3      	ldrh	r3, [r4, #12]
 800ba28:	6020      	str	r0, [r4, #0]
 800ba2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ba2e:	81a3      	strh	r3, [r4, #12]
 800ba30:	9b01      	ldr	r3, [sp, #4]
 800ba32:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ba36:	b15b      	cbz	r3, 800ba50 <__smakebuf_r+0x70>
 800ba38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba3c:	4630      	mov	r0, r6
 800ba3e:	f000 f83b 	bl	800bab8 <_isatty_r>
 800ba42:	b128      	cbz	r0, 800ba50 <__smakebuf_r+0x70>
 800ba44:	89a3      	ldrh	r3, [r4, #12]
 800ba46:	f023 0303 	bic.w	r3, r3, #3
 800ba4a:	f043 0301 	orr.w	r3, r3, #1
 800ba4e:	81a3      	strh	r3, [r4, #12]
 800ba50:	89a3      	ldrh	r3, [r4, #12]
 800ba52:	431d      	orrs	r5, r3
 800ba54:	81a5      	strh	r5, [r4, #12]
 800ba56:	e7cf      	b.n	800b9f8 <__smakebuf_r+0x18>

0800ba58 <_raise_r>:
 800ba58:	291f      	cmp	r1, #31
 800ba5a:	b538      	push	{r3, r4, r5, lr}
 800ba5c:	4605      	mov	r5, r0
 800ba5e:	460c      	mov	r4, r1
 800ba60:	d904      	bls.n	800ba6c <_raise_r+0x14>
 800ba62:	2316      	movs	r3, #22
 800ba64:	6003      	str	r3, [r0, #0]
 800ba66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba6a:	bd38      	pop	{r3, r4, r5, pc}
 800ba6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ba6e:	b112      	cbz	r2, 800ba76 <_raise_r+0x1e>
 800ba70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ba74:	b94b      	cbnz	r3, 800ba8a <_raise_r+0x32>
 800ba76:	4628      	mov	r0, r5
 800ba78:	f000 f864 	bl	800bb44 <_getpid_r>
 800ba7c:	4622      	mov	r2, r4
 800ba7e:	4601      	mov	r1, r0
 800ba80:	4628      	mov	r0, r5
 800ba82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba86:	f000 b84b 	b.w	800bb20 <_kill_r>
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d00a      	beq.n	800baa4 <_raise_r+0x4c>
 800ba8e:	1c59      	adds	r1, r3, #1
 800ba90:	d103      	bne.n	800ba9a <_raise_r+0x42>
 800ba92:	2316      	movs	r3, #22
 800ba94:	6003      	str	r3, [r0, #0]
 800ba96:	2001      	movs	r0, #1
 800ba98:	e7e7      	b.n	800ba6a <_raise_r+0x12>
 800ba9a:	2100      	movs	r1, #0
 800ba9c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800baa0:	4620      	mov	r0, r4
 800baa2:	4798      	blx	r3
 800baa4:	2000      	movs	r0, #0
 800baa6:	e7e0      	b.n	800ba6a <_raise_r+0x12>

0800baa8 <raise>:
 800baa8:	4b02      	ldr	r3, [pc, #8]	@ (800bab4 <raise+0xc>)
 800baaa:	4601      	mov	r1, r0
 800baac:	6818      	ldr	r0, [r3, #0]
 800baae:	f7ff bfd3 	b.w	800ba58 <_raise_r>
 800bab2:	bf00      	nop
 800bab4:	2000014c 	.word	0x2000014c

0800bab8 <_isatty_r>:
 800bab8:	b538      	push	{r3, r4, r5, lr}
 800baba:	4d06      	ldr	r5, [pc, #24]	@ (800bad4 <_isatty_r+0x1c>)
 800babc:	2300      	movs	r3, #0
 800babe:	4604      	mov	r4, r0
 800bac0:	4608      	mov	r0, r1
 800bac2:	602b      	str	r3, [r5, #0]
 800bac4:	f7f7 f816 	bl	8002af4 <_isatty>
 800bac8:	1c43      	adds	r3, r0, #1
 800baca:	d102      	bne.n	800bad2 <_isatty_r+0x1a>
 800bacc:	682b      	ldr	r3, [r5, #0]
 800bace:	b103      	cbz	r3, 800bad2 <_isatty_r+0x1a>
 800bad0:	6023      	str	r3, [r4, #0]
 800bad2:	bd38      	pop	{r3, r4, r5, pc}
 800bad4:	20001e70 	.word	0x20001e70

0800bad8 <_lseek_r>:
 800bad8:	b538      	push	{r3, r4, r5, lr}
 800bada:	4d07      	ldr	r5, [pc, #28]	@ (800baf8 <_lseek_r+0x20>)
 800badc:	4604      	mov	r4, r0
 800bade:	4608      	mov	r0, r1
 800bae0:	4611      	mov	r1, r2
 800bae2:	2200      	movs	r2, #0
 800bae4:	602a      	str	r2, [r5, #0]
 800bae6:	461a      	mov	r2, r3
 800bae8:	f7f7 f80f 	bl	8002b0a <_lseek>
 800baec:	1c43      	adds	r3, r0, #1
 800baee:	d102      	bne.n	800baf6 <_lseek_r+0x1e>
 800baf0:	682b      	ldr	r3, [r5, #0]
 800baf2:	b103      	cbz	r3, 800baf6 <_lseek_r+0x1e>
 800baf4:	6023      	str	r3, [r4, #0]
 800baf6:	bd38      	pop	{r3, r4, r5, pc}
 800baf8:	20001e70 	.word	0x20001e70

0800bafc <_read_r>:
 800bafc:	b538      	push	{r3, r4, r5, lr}
 800bafe:	4d07      	ldr	r5, [pc, #28]	@ (800bb1c <_read_r+0x20>)
 800bb00:	4604      	mov	r4, r0
 800bb02:	4608      	mov	r0, r1
 800bb04:	4611      	mov	r1, r2
 800bb06:	2200      	movs	r2, #0
 800bb08:	602a      	str	r2, [r5, #0]
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	f7f6 ff9d 	bl	8002a4a <_read>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	d102      	bne.n	800bb1a <_read_r+0x1e>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	b103      	cbz	r3, 800bb1a <_read_r+0x1e>
 800bb18:	6023      	str	r3, [r4, #0]
 800bb1a:	bd38      	pop	{r3, r4, r5, pc}
 800bb1c:	20001e70 	.word	0x20001e70

0800bb20 <_kill_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d07      	ldr	r5, [pc, #28]	@ (800bb40 <_kill_r+0x20>)
 800bb24:	2300      	movs	r3, #0
 800bb26:	4604      	mov	r4, r0
 800bb28:	4608      	mov	r0, r1
 800bb2a:	4611      	mov	r1, r2
 800bb2c:	602b      	str	r3, [r5, #0]
 800bb2e:	f7f6 ff71 	bl	8002a14 <_kill>
 800bb32:	1c43      	adds	r3, r0, #1
 800bb34:	d102      	bne.n	800bb3c <_kill_r+0x1c>
 800bb36:	682b      	ldr	r3, [r5, #0]
 800bb38:	b103      	cbz	r3, 800bb3c <_kill_r+0x1c>
 800bb3a:	6023      	str	r3, [r4, #0]
 800bb3c:	bd38      	pop	{r3, r4, r5, pc}
 800bb3e:	bf00      	nop
 800bb40:	20001e70 	.word	0x20001e70

0800bb44 <_getpid_r>:
 800bb44:	f7f6 bf5e 	b.w	8002a04 <_getpid>

0800bb48 <_write_r>:
 800bb48:	b538      	push	{r3, r4, r5, lr}
 800bb4a:	4d07      	ldr	r5, [pc, #28]	@ (800bb68 <_write_r+0x20>)
 800bb4c:	4604      	mov	r4, r0
 800bb4e:	4608      	mov	r0, r1
 800bb50:	4611      	mov	r1, r2
 800bb52:	2200      	movs	r2, #0
 800bb54:	602a      	str	r2, [r5, #0]
 800bb56:	461a      	mov	r2, r3
 800bb58:	f7f6 ff94 	bl	8002a84 <_write>
 800bb5c:	1c43      	adds	r3, r0, #1
 800bb5e:	d102      	bne.n	800bb66 <_write_r+0x1e>
 800bb60:	682b      	ldr	r3, [r5, #0]
 800bb62:	b103      	cbz	r3, 800bb66 <_write_r+0x1e>
 800bb64:	6023      	str	r3, [r4, #0]
 800bb66:	bd38      	pop	{r3, r4, r5, pc}
 800bb68:	20001e70 	.word	0x20001e70

0800bb6c <_close_r>:
 800bb6c:	b538      	push	{r3, r4, r5, lr}
 800bb6e:	4d06      	ldr	r5, [pc, #24]	@ (800bb88 <_close_r+0x1c>)
 800bb70:	2300      	movs	r3, #0
 800bb72:	4604      	mov	r4, r0
 800bb74:	4608      	mov	r0, r1
 800bb76:	602b      	str	r3, [r5, #0]
 800bb78:	f7f6 ffa0 	bl	8002abc <_close>
 800bb7c:	1c43      	adds	r3, r0, #1
 800bb7e:	d102      	bne.n	800bb86 <_close_r+0x1a>
 800bb80:	682b      	ldr	r3, [r5, #0]
 800bb82:	b103      	cbz	r3, 800bb86 <_close_r+0x1a>
 800bb84:	6023      	str	r3, [r4, #0]
 800bb86:	bd38      	pop	{r3, r4, r5, pc}
 800bb88:	20001e70 	.word	0x20001e70

0800bb8c <_fstat_r>:
 800bb8c:	b538      	push	{r3, r4, r5, lr}
 800bb8e:	4d07      	ldr	r5, [pc, #28]	@ (800bbac <_fstat_r+0x20>)
 800bb90:	2300      	movs	r3, #0
 800bb92:	4604      	mov	r4, r0
 800bb94:	4608      	mov	r0, r1
 800bb96:	4611      	mov	r1, r2
 800bb98:	602b      	str	r3, [r5, #0]
 800bb9a:	f7f6 ff9b 	bl	8002ad4 <_fstat>
 800bb9e:	1c43      	adds	r3, r0, #1
 800bba0:	d102      	bne.n	800bba8 <_fstat_r+0x1c>
 800bba2:	682b      	ldr	r3, [r5, #0]
 800bba4:	b103      	cbz	r3, 800bba8 <_fstat_r+0x1c>
 800bba6:	6023      	str	r3, [r4, #0]
 800bba8:	bd38      	pop	{r3, r4, r5, pc}
 800bbaa:	bf00      	nop
 800bbac:	20001e70 	.word	0x20001e70

0800bbb0 <_init>:
 800bbb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbb2:	bf00      	nop
 800bbb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbb6:	bc08      	pop	{r3}
 800bbb8:	469e      	mov	lr, r3
 800bbba:	4770      	bx	lr

0800bbbc <_fini>:
 800bbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbbe:	bf00      	nop
 800bbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbc2:	bc08      	pop	{r3}
 800bbc4:	469e      	mov	lr, r3
 800bbc6:	4770      	bx	lr
