Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 431416b4d0da497bbbca31e5fd28050d --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_module_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_module_tb_time_synth.sdf", for root module "top_module_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_module_tb_time_synth.sdf", for root module "top_module_tb/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.latch_0
Compiling module xil_defaultlib.latch_1
Compiling module xil_defaultlib.latch_2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_module
Compiling architecture testbench of entity xil_defaultlib.top_module_tb
Built simulation snapshot top_module_tb_time_synth
