V 000052 55 22036         1397763027164 tank_sprite
(_unit VHDL (tank_sprite 0 6 (tank_sprite 0 14 ))
	(_version vb4)
	(_time 1397763027165 2014.04.17 15:30:27)
	(_source (\./../src/tank_sprite.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f2a3f5a2f1a5f3e4a7a5b4a9a0f5f2f5f0f4fbf5f6)
	(_entity
		(_time 1397763027162)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 18 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 18 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 50 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 50 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 81 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 81 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 114 (_process 0 )))
		(_process
			(line__113(_architecture 0 0 113 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite 1 -1
	)
)
I 000054 55 13992         1397763027255 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 32 ))
	(_version vb4)
	(_time 1397763027256 2014.04.17 15:30:27)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 50015253570705455307420b025750575256595754)
	(_entity
		(_time 1397763027248)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~124 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 19 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 24 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~128 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~128 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1210 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 33 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 35 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 37 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 38 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 39 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 40 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 43 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 44 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~134 0 45 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~134 0 46 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 48 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 51 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 52 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 52 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 160 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 160 (_process 35 )))
		(_process
			(line__60(_architecture 0 0 60 (_assignment (_simple)(_target(36)))))
			(line__62(_architecture 1 0 62 (_assignment (_simple)(_target(37)))))
			(line__63(_architecture 2 0 63 (_assignment (_simple)(_target(38)))))
			(line__67(_architecture 3 0 67 (_process (_simple)(_target(43))(_sensitivity(15)(16))(_read(43)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(57))(_sensitivity(43(17))))))
			(line__77(_architecture 5 0 77 (_process (_target(33)(34))(_sensitivity(6)(7)(33)(34)(57)(1))(_dssslsensitivity 5))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(27))(_sensitivity(9)(37)))))
			(line__110(_architecture 7 0 110 (_assignment (_simple)(_target(28))(_sensitivity(9)(38)))))
			(line__111(_architecture 8 0 111 (_assignment (_simple)(_target(29))(_sensitivity(9)(39)))))
			(line__112(_architecture 9 0 112 (_assignment (_simple)(_target(30))(_sensitivity(9)(40)))))
			(line__113(_architecture 10 0 113 (_assignment (_simple)(_target(23))(_sensitivity(8)(33)))))
			(line__114(_architecture 11 0 114 (_assignment (_simple)(_target(24))(_sensitivity(8)(34)))))
			(line__115(_architecture 12 0 115 (_assignment (_simple)(_target(25))(_sensitivity(8)(35)))))
			(line__116(_architecture 13 0 116 (_assignment (_simple)(_target(26))(_sensitivity(8)(36)))))
			(line__118(_architecture 14 0 118 (_assignment (_simple)(_target(58)))))
			(line__119(_architecture 15 0 119 (_assignment (_simple)(_target(59)))))
			(line__120(_architecture 16 0 120 (_assignment (_simple)(_target(60)))))
			(line__121(_architecture 17 0 121 (_assignment (_simple)(_target(61)))))
			(line__122(_architecture 18 0 122 (_assignment (_simple)(_target(62)))))
			(line__124(_architecture 19 0 124 (_assignment (_simple)(_target(44))(_sensitivity(8)(9)(33)(37)))))
			(line__125(_architecture 20 0 125 (_assignment (_simple)(_target(45))(_sensitivity(8)(9)(33)(37)))))
			(line__127(_architecture 21 0 127 (_assignment (_simple)(_target(46))(_sensitivity(8)(9)(34)(38)))))
			(line__128(_architecture 22 0 128 (_assignment (_simple)(_target(47))(_sensitivity(8)(9)(34)(38)))))
			(line__130(_architecture 23 0 130 (_assignment (_simple)(_target(48))(_sensitivity(8)(9)))))
			(line__131(_architecture 24 0 131 (_assignment (_simple)(_target(52))(_sensitivity(8)(9)(58)))))
			(line__132(_architecture 25 0 132 (_assignment (_simple)(_target(53))(_sensitivity(8)(9)(59)))))
			(line__133(_architecture 26 0 133 (_assignment (_simple)(_target(54))(_sensitivity(8)(9)(60)))))
			(line__134(_architecture 27 0 134 (_assignment (_simple)(_target(55))(_sensitivity(8)(9)(61)))))
			(line__135(_architecture 28 0 135 (_assignment (_simple)(_target(56))(_sensitivity(8)(9)(62)))))
			(line__149(_architecture 29 0 149 (_assignment (_simple)(_target(31))(_sensitivity(9)(37)))))
			(line__150(_architecture 30 0 150 (_assignment (_simple)(_target(32))(_sensitivity(9)(38)))))
			(line__152(_architecture 31 0 152 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(18))(_sensitivity(31(d_5_0))))))
			(line__153(_architecture 32 0 153 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(19))(_sensitivity(32(d_5_0))))))
			(line__155(_architecture 33 0 155 (_assignment (_simple)(_target(63))(_sensitivity(8)(33)))))
			(line__156(_architecture 34 0 156 (_assignment (_simple)(_target(64))(_sensitivity(8)(34)))))
			(line__158(_architecture 35 0 158 (_process (_simple)(_target(20)(21)(22))(_sensitivity(0)(10)(11)(12)(13)(44)(45)(46)(47)(48)(52)(53)(54)(55)(56)(63)(64))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(33686018 33686018 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 36 -1
	)
)
I 000049 55 2054          1397763027339 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 18 ))
	(_version vb4)
	(_time 1397763027340 2014.04.17 15:30:27)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9ecf9d91c3c99c89989a8ac5ca999c98cb99999896)
	(_entity
		(_time 1397763027337)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal tankState 0 20 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 21 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(7))(_sensitivity(0)(1)(8))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 34 (_process (_simple)(_target(8))(_sensitivity(2)(7)))))
			(C2State(_architecture 2 0 59 (_process (_simple)(_target(3)(5)(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
	)
	(_model . whosTurn 3 -1
	)
)
V 000053 55 22040         1397763027398 tank_sprite2
(_unit VHDL (tank_sprite2 0 6 (tank_sprite2 0 14 ))
	(_version vb4)
	(_time 1397763027399 2014.04.17 15:30:27)
	(_source (\./../src/tank_sprite2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dc8ddc8e8e8bddca89889a878edbdcdbdedad5dbd8)
	(_entity
		(_time 1397763027396)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal rom_array 0 15 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 17 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom1 ~rom_array~13 0 17 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~131 0 48 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom2 ~rom_array~131 0 48 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_type (_internal ~rom_array~133 0 79 (_array ~STD_LOGIC_VECTOR{0~to~31}~13 ((_to (i 0)(i 28))))))
		(_constant (_internal rom3 ~rom_array~133 0 79 (_architecture ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 113 (_process 0 )))
		(_process
			(line__112(_architecture 0 0 112 (_process (_simple)(_target(2))(_sensitivity(1))(_monitor)(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(514 )
		(771 )
	)
	(_model . tank_sprite2 1 -1
	)
)
V 000052 55 4076          1397763027455 vga_640x480
(_unit VHDL (vga_640x480 0 4 (vga_640x480 0 13 ))
	(_version vb4)
	(_time 1397763027456 2014.04.17 15:30:27)
	(_source (\./../src/vga_640x480.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1b4a181c4e4c4e0e494b0d444e181b1c13181f1813)
	(_entity
		(_time 1397763027453)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hpixels ~STD_LOGIC_VECTOR{9~downto~0}~13 0 14 (_architecture (_string \"1100100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vlines ~STD_LOGIC_VECTOR{9~downto~0}~132 0 16 (_architecture (_string \"1000001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~134 0 18 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hfp ~STD_LOGIC_VECTOR{9~downto~0}~136 0 20 (_architecture (_string \"1100010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~138 0 22 (_architecture (_string \"0000011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vfp ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 24 (_architecture (_string \"0111111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vcs ~STD_LOGIC_VECTOR{9~downto~0}~1312 0 26 (_architecture (_uni ))))
		(_signal (_internal vsenable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(line__32(_architecture 0 0 32 (_process (_target(7)(9))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(line__50(_architecture 1 0 50 (_assignment (_simple)(_target(2))(_sensitivity(7)))))
			(line__53(_architecture 2 0 53 (_process (_target(8))(_sensitivity(0)(1)(8))(_dssslsensitivity 2)(_read(9)))))
			(line__68(_architecture 3 0 68 (_assignment (_simple)(_target(3))(_sensitivity(8)))))
			(line__70(_architecture 4 0 70 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)))))
			(line__73(_architecture 5 0 73 (_assignment (_simple)(_alias((hc)(hcs)))(_target(4))(_sensitivity(7)))))
			(line__74(_architecture 6 0 74 (_assignment (_simple)(_alias((vc)(vcs)))(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
	)
	(_model . vga_640x480 7 -1
	)
)
V 000051 55 6937          1397763027515 nes_driver
(_unit VHDL (nes_driver 0 5 (nes_driver 0 23 ))
	(_version vb4)
	(_time 1397763027516 2014.04.17 15:30:27)
	(_source (\./../src/nes_driver.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5909095a550f0e4c07094d020a5f505e5f5f5c5e5b)
	(_entity
		(_time 1397763027512)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal state_type 0 25 (_enum1 idle a_state b_state sel_state start_state up_state down_state left_state right_state (_to (i 0)(i 8)))))
		(_signal (_internal state_reg state_type 0 26 (_architecture (_uni ))))
		(_signal (_internal state_next state_type 0 26 (_architecture (_uni ))))
		(_type (_internal ~UNSIGNED{9~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal counter_reg ~UNSIGNED{9~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal counter_next ~UNSIGNED{9~downto~0}~13 0 27 (_architecture (_uni ))))
		(_signal (_internal scalar_reg ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal scalar_next ~UNSIGNED{9~downto~0}~13 0 28 (_architecture (_uni ))))
		(_signal (_internal a_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal a_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal b_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal b_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sel_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal sel_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal start_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal start_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal up_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal up_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal down_reg ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal down_next ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal left_reg ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal left_next ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_signal (_internal right_reg ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_signal (_internal right_next ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(16))(_sensitivity(15)(17)))))
			(line__39(_architecture 1 0 39 (_assignment (_simple)(_target(18))(_sensitivity(17)))))
			(line__41(_architecture 2 0 41 (_process (_target(15)(17))(_sensitivity(0)(1)(16)(18))(_dssslsensitivity 2))))
			(line__53(_architecture 3 0 53 (_process (_target(13))(_sensitivity(0)(1)(14))(_dssslsensitivity 2))))
			(line__62(_architecture 4 0 62 (_process (_simple)(_target(14))(_sensitivity(13)(15)))))
			(line__106(_architecture 5 0 106 (_assignment (_simple)(_target(4))(_sensitivity(15)))))
			(line__109(_architecture 6 0 109 (_assignment (_simple)(_target(3))(_sensitivity(15)))))
			(line__112(_architecture 7 0 112 (_assignment (_simple)(_target(20))(_sensitivity(15)(19)(2)))))
			(line__113(_architecture 8 0 113 (_assignment (_simple)(_target(22))(_sensitivity(15)(21)(2)))))
			(line__114(_architecture 9 0 114 (_assignment (_simple)(_target(24))(_sensitivity(15)(23)(2)))))
			(line__115(_architecture 10 0 115 (_assignment (_simple)(_target(25))(_sensitivity(15)(26)(2)))))
			(line__116(_architecture 11 0 116 (_assignment (_simple)(_target(28))(_sensitivity(15)(27)(2)))))
			(line__117(_architecture 12 0 117 (_assignment (_simple)(_target(30))(_sensitivity(15)(29)(2)))))
			(line__118(_architecture 13 0 118 (_assignment (_simple)(_target(32))(_sensitivity(15)(31)(2)))))
			(line__119(_architecture 14 0 119 (_assignment (_simple)(_target(34))(_sensitivity(15)(33)(2)))))
			(line__121(_architecture 15 0 121 (_process (_target(19)(21)(23)(26)(27)(29)(31)(33))(_sensitivity(1)(20)(22)(24)(25)(28)(30)(32)(34))(_dssslsensitivity 1))))
			(line__135(_architecture 16 0 135 (_assignment (_simple)(_alias((a)(a_reg)))(_simpleassign BUF)(_target(5))(_sensitivity(19)))))
			(line__136(_architecture 17 0 136 (_assignment (_simple)(_alias((b)(b_reg)))(_simpleassign BUF)(_target(6))(_sensitivity(21)))))
			(line__137(_architecture 18 0 137 (_assignment (_simple)(_alias((sel)(sel_reg)))(_simpleassign BUF)(_target(8))(_sensitivity(23)))))
			(line__138(_architecture 19 0 138 (_assignment (_simple)(_alias((start)(start_reg)))(_simpleassign BUF)(_target(7))(_sensitivity(26)))))
			(line__139(_architecture 20 0 139 (_assignment (_simple)(_alias((up)(up_reg)))(_simpleassign BUF)(_target(9))(_sensitivity(27)))))
			(line__140(_architecture 21 0 140 (_assignment (_simple)(_alias((down)(down_reg)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__141(_architecture 22 0 141 (_assignment (_simple)(_alias((left)(left_reg)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__142(_architecture 23 0 142 (_assignment (_simple)(_alias((right)(right_reg)))(_simpleassign BUF)(_target(11))(_sensitivity(33)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . nes_driver 24 -1
	)
)
V 000053 55 1413          1397763027581 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1397763027582 2014.04.17 15:30:27)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 98c89e97c3cf9a8e9acddac2cd9e919f9e9e919e9c)
	(_entity
		(_time 1397763027579)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
V 000047 55 1390          1397763027644 clkdiv
(_unit VHDL (clkdiv 0 6 (clkdiv 0 17 ))
	(_version vb4)
	(_time 1397763027645 2014.04.17 15:30:27)
	(_source (\./../src/clkdiv.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d686d0848381d0c0d386cf8d81d0d5d085d084d0d2)
	(_entity
		(_time 1397763027642)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 18 (_architecture (_uni ))))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((clk25)(q(0))))(_simpleassign BUF)(_target(2))(_sensitivity(3(0))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . clkdiv 2 -1
	)
)
V 000055 55 3518          1397763027710 nes_driver_top
(_unit VHDL (nes_driver_top 0 4 (nes_driver_top 0 20 ))
	(_version vb4)
	(_time 1397763027727 2014.04.17 15:30:27)
	(_source (\./../src/nes_driver_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24747720257273317670307f77222d232222212326)
	(_entity
		(_time 1397763027706)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
			)
		)
		(nes_driver
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_in ))))
				(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
				(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_out ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
				(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
				(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation cd 0 56 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation nes 0 63 (_component nes_driver )
		(_port
			((clr)(btn(3)))
			((clk25)(cd_to_nes))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(ld(0)))
			((b)(ld(1)))
			((start)(ld(2)))
			((sel)(ld(3)))
			((up)(ld(5)))
			((down)(ld(6)))
			((right)(ld(4)))
			((left)(ld(7)))
		)
		(_use (_entity . nes_driver nes_driver)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal ld ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_out ))))
		(_signal (_internal cd_to_nes ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000047 55 3938          1397763027736 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1397763027737 2014.04.17 15:30:27)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 34653a34376263223435236e67333c373333373231)
	(_entity
		(_time 1397763027734)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000058 55 18501         1397763028010 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397763028011 2014.04.17 15:30:28)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d6c3c386e6a68286b3a3f382e666c3a3f3b343a393b38)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clkdiv
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
			)
		)
		(vga_640x480
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 110 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 111 (_entity (_in ))))
				(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 112 (_entity (_out ))))
				(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 113 (_entity (_out ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1324 0 114 (_entity (_out ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_entity (_out ))))
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 116 (_entity (_out ))))
			)
		)
		(vga_bsprite2a
			(_object
				(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ))))
				(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ))))
				(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ))))
				(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ))))
				(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ))))
				(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ))))
				(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 72 (_entity (_in ))))
				(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~132 0 73 (_entity (_in ))))
				(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 74 (_entity (_in ))))
				(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~134 0 75 (_entity (_in ))))
				(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 76 (_entity (_in ))))
				(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77 (_entity (_in ))))
				(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~13 0 78 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_in ))))
				(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~13 0 81 (_entity (_in ))))
				(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 82 (_entity (_out ))))
				(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~138 0 83 (_entity (_out ))))
				(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_entity (_out ))))
				(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 85 (_entity (_out ))))
				(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_entity (_out ))))
			)
		)
		(tank_sprite
			(_object
				(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 94 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 95 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96 (_entity (_out ))))
			)
		)
		(tank_sprite2
			(_object
				(_port (_internal angle ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 102 (_entity (_in ))))
				(_port (_internal addr ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 103 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{0~to~31}~1322 0 104 (_entity (_out ))))
			)
		)
		(nes_driver
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal nes_data ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal nes_clk ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal latch ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal up ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal down ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal right ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
				(_port (_internal left ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 122 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 123 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 124 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 125 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 126 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 127 (_entity (_out ))))
			)
		)
	)
	(_instantiation U1 0 146 (_component clkdiv )
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
		(_use (_entity . clkdiv clkdiv)
		)
	)
	(_instantiation U2 0 153 (_component vga_640x480 )
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
		(_use (_entity . vga_640x480 vga_640x480)
		)
	)
	(_instantiation U3 0 164 (_component vga_bsprite2a )
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
		(_use (_entity . vga_bsprite2a vga_bsprite2a)
		)
	)
	(_instantiation U4 0 191 (_component tank_sprite )
		(_port
			((angle)(sw(d_3_2)))
			((addr)(rom1_addr))
			((M)(M1))
		)
		(_use (_entity . tank_sprite tank_sprite)
			(_port
				((angle)(angle))
				((addr)(addr))
				((M)(M))
			)
		)
	)
	(_instantiation U4fill 0 198 (_component tank_sprite2 )
		(_port
			((angle)(sw(d_3_2)))
			((addr)(rom1_addr))
			((M)(M1a))
		)
		(_use (_entity . tank_sprite2 tank_sprite2)
		)
	)
	(_instantiation U5 0 205 (_component tank_sprite )
		(_port
			((angle)(sw(d_1_0)))
			((addr)(rom2_addr))
			((M)(M2))
		)
		(_use (_entity . tank_sprite tank_sprite)
			(_port
				((angle)(angle))
				((addr)(addr))
				((M)(M))
			)
		)
	)
	(_instantiation U5fill 0 212 (_component tank_sprite2 )
		(_port
			((angle)(sw(d_1_0)))
			((addr)(rom2_addr))
			((M)(M2a))
		)
		(_use (_entity . tank_sprite2 tank_sprite2)
		)
	)
	(_instantiation who 0 219 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((x)(sig_x))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 230 (_component nes_driver )
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
		(_use (_entity . nes_driver nes_driver)
		)
	)
	(_instantiation x7 0 247 (_component x7segb )
		(_port
			((x)(sig_x))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 74 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~134 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~136 0 77 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 82 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~138 0 83 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 85 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 94 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1318 0 102 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1320 0 103 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1322 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1324 0 114 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1326 0 115 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 122 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1328 0 126 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 133 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 134 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 134 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~1330 0 134 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~1332 0 135 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~1332 0 135 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~1332 0 135 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 136 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 136 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 136 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 137 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 137 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 137 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 138 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 138 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 139 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 139 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 140 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 140 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 140 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 140 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 140 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1342 0 141 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~1342 0 141 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1342 0 141 (_architecture (_uni ))))
		(_process
			(line__144(_architecture 0 0 144 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__257(_architecture 1 0 257 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
I 000049 55 2054          1397763887355 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 18 ))
	(_version vb4)
	(_time 1397763887356 2014.04.17 15:44:47)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 10161317184712071610044b441712164517171618)
	(_entity
		(_time 1397763027336)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_out ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_out ))))
		(_type (_internal tankState 0 20 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 21 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 21 (_architecture (_uni ))))
		(_process
			(line__24(_architecture 0 0 24 (_process (_target(7))(_sensitivity(0)(1)(8))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 34 (_process (_simple)(_target(8))(_sensitivity(2)(7)))))
			(C2State(_architecture 2 0 63 (_process (_simple)(_target(3)(5)(6))(_sensitivity(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 50528770 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 50463490 )
	)
	(_model . whosTurn 3 -1
	)
)
V 000049 55 1616          1397768060814 whosTurn
(_unit VHDL (whosturn 0 4 (whosturn 0 17 ))
	(_version vb4)
	(_time 1397768060815 2014.04.17 16:54:20)
	(_source (\./../src/whosTurn.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a7f3a2f0a8f0a5b0a1a1b3fcf3a0a5a1f2a0a0a1af)
	(_entity
		(_time 1397768060812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal tank1 ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_port (_internal tank2 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal tankState 0 19 (_enum1 tank1turn tank2turn tank1_to_tank2 tank2_to_tank1 (_to (i 0)(i 3)))))
		(_signal (_internal present_state tankState 0 20 (_architecture (_uni ))))
		(_signal (_internal next_state tankState 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(6))(_sensitivity(0)(1)(7))(_dssslsensitivity 2))))
			(C1State(_architecture 1 0 33 (_process (_simple)(_target(7))(_sensitivity(2)(6)))))
			(C2State(_architecture 2 0 62 (_process (_simple)(_target(4)(5))(_sensitivity(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . whosTurn 3 -1
	)
)
I 000054 55 15899         1397768761396 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 34 ))
	(_version vb4)
	(_time 1397768761397 2014.04.17 17:06:01)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 505055535707054506575002430b015752565957545655)
	(_entity
		(_time 1397768084659)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~124 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 21 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 26 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1210 0 27 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1212 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1214 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 35 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 37 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 39 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 40 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{6~downto~0}~13 0 43 (_architecture (_string \"0000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~134 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{6~downto~0}~134 0 44 (_architecture (_string \"0011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~136 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{6~downto~0}~136 0 45 (_architecture (_string \"0111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~138 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{6~downto~0}~138 0 46 (_architecture (_string \"1011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 48 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 49 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 51 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 59 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{6~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 205 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 205 (_process 35 )))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(38)))))
			(line__71(_architecture 1 0 71 (_assignment (_simple)(_target(39)))))
			(line__72(_architecture 2 0 72 (_assignment (_simple)(_target(40)))))
			(line__76(_architecture 3 0 76 (_process (_simple)(_target(45))(_sensitivity(17)(18))(_read(45)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(59))(_sensitivity(45(17))))))
			(line__86(_architecture 5 0 86 (_process (_target(35)(36)(67)(68))(_sensitivity(35)(36)(59)(6)(7)(8)(9)(67)(68)(1))(_dssslsensitivity 7))))
			(line__154(_architecture 6 0 154 (_assignment (_simple)(_target(29))(_sensitivity(39)(11)))))
			(line__155(_architecture 7 0 155 (_assignment (_simple)(_target(30))(_sensitivity(40)(11)))))
			(line__156(_architecture 8 0 156 (_assignment (_simple)(_target(31))(_sensitivity(41)(11)))))
			(line__157(_architecture 9 0 157 (_assignment (_simple)(_target(32))(_sensitivity(42)(11)))))
			(line__158(_architecture 10 0 158 (_assignment (_simple)(_target(25))(_sensitivity(35)(10)))))
			(line__159(_architecture 11 0 159 (_assignment (_simple)(_target(26))(_sensitivity(36)(10)))))
			(line__160(_architecture 12 0 160 (_assignment (_simple)(_target(27))(_sensitivity(37)(10)))))
			(line__161(_architecture 13 0 161 (_assignment (_simple)(_target(28))(_sensitivity(38)(10)))))
			(line__163(_architecture 14 0 163 (_assignment (_simple)(_target(60)))))
			(line__164(_architecture 15 0 164 (_assignment (_simple)(_target(61)))))
			(line__165(_architecture 16 0 165 (_assignment (_simple)(_target(62)))))
			(line__166(_architecture 17 0 166 (_assignment (_simple)(_target(63)))))
			(line__167(_architecture 18 0 167 (_assignment (_simple)(_target(64)))))
			(line__169(_architecture 19 0 169 (_assignment (_simple)(_target(46))(_sensitivity(35)(39)(10)(11)))))
			(line__170(_architecture 20 0 170 (_assignment (_simple)(_target(47))(_sensitivity(35)(39)(10)(11)))))
			(line__172(_architecture 21 0 172 (_assignment (_simple)(_target(48))(_sensitivity(36)(40)(10)(11)))))
			(line__173(_architecture 22 0 173 (_assignment (_simple)(_target(49))(_sensitivity(36)(40)(10)(11)))))
			(line__175(_architecture 23 0 175 (_assignment (_simple)(_target(50))(_sensitivity(10)(11)))))
			(line__176(_architecture 24 0 176 (_assignment (_simple)(_target(54))(_sensitivity(60)(10)(11)))))
			(line__177(_architecture 25 0 177 (_assignment (_simple)(_target(55))(_sensitivity(61)(10)(11)))))
			(line__178(_architecture 26 0 178 (_assignment (_simple)(_target(56))(_sensitivity(62)(10)(11)))))
			(line__179(_architecture 27 0 179 (_assignment (_simple)(_target(57))(_sensitivity(63)(10)(11)))))
			(line__180(_architecture 28 0 180 (_assignment (_simple)(_target(58))(_sensitivity(64)(10)(11)))))
			(line__194(_architecture 29 0 194 (_assignment (_simple)(_target(33))(_sensitivity(39)(11)))))
			(line__195(_architecture 30 0 195 (_assignment (_simple)(_target(34))(_sensitivity(40)(11)))))
			(line__197(_architecture 31 0 197 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(20))(_sensitivity(33(d_5_0))))))
			(line__198(_architecture 32 0 198 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(21))(_sensitivity(34(d_5_0))))))
			(line__200(_architecture 33 0 200 (_assignment (_simple)(_target(65))(_sensitivity(35)(10)))))
			(line__201(_architecture 34 0 201 (_assignment (_simple)(_target(66))(_sensitivity(36)(10)))))
			(line__203(_architecture 35 0 203 (_process (_simple)(_target(22)(23)(24))(_sensitivity(46)(47)(48)(49)(50)(54)(55)(56)(57)(58)(65)(66)(0)(12)(13)(14)(15))(_monitor))))
			(line__281(_architecture 36 0 281 (_process (_simple)(_target(3)(4))(_sensitivity(67)(68)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(33686018 33686018 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 37 -1
	)
)
I 000058 55 9600          1397768851838 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397768851839 2014.04.17 17:07:31)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c1909d97c5c787959680c9c095929590949b9596)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 47 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 54 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 65 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation U4 0 94 (_entity . tank_sprite)
		(_port
			((angle)(sw(d_3_2)))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 101 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 108 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 115 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 122 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 132 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 149 (_entity . x7segb)
		(_port
			((x(d_15_14))(sig_tank1Angle))
			((x(d_13_2))(_string \"000000000000"\))
			((x(d_1_0))(sig_tank2Angle))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
I 000058 55 9910          1397769289004 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397769289005 2014.04.17 17:14:49)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b444d491e1c1e5e4c4f5910194c4b4c494d424c4f)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 48 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 55 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 66 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation U4 0 95 (_entity . tank_sprite)
		(_port
			((angle)(sw(d_3_2)))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 102 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 109 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 116 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 123 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 133 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 150 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__161(_architecture 1 0 161 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
I 000054 55 16544         1397769671154 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 36 ))
	(_version vb4)
	(_time 1397769671155 2014.04.17 17:21:11)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 070504010750521251000605145c560005010e00030102)
	(_entity
		(_time 1397769463020)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 43 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(40)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(41)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(42)))))
			(line__78(_architecture 3 0 78 (_process (_simple)(_target(47)(5)(6))(_sensitivity(19)(20))(_read(47)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(61))(_sensitivity(47(17))))))
			(line__90(_architecture 5 0 90 (_process (_target(37)(38)(69)(70))(_sensitivity(37)(38)(61)(8)(9)(10)(11)(69)(70)(1))(_dssslsensitivity 7))))
			(line__158(_architecture 6 0 158 (_assignment (_simple)(_target(31))(_sensitivity(41)(13)))))
			(line__159(_architecture 7 0 159 (_assignment (_simple)(_target(32))(_sensitivity(42)(13)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_target(33))(_sensitivity(43)(13)))))
			(line__161(_architecture 9 0 161 (_assignment (_simple)(_target(34))(_sensitivity(44)(13)))))
			(line__162(_architecture 10 0 162 (_assignment (_simple)(_target(27))(_sensitivity(37)(12)))))
			(line__163(_architecture 11 0 163 (_assignment (_simple)(_target(28))(_sensitivity(38)(12)))))
			(line__164(_architecture 12 0 164 (_assignment (_simple)(_target(29))(_sensitivity(39)(12)))))
			(line__165(_architecture 13 0 165 (_assignment (_simple)(_target(30))(_sensitivity(40)(12)))))
			(line__167(_architecture 14 0 167 (_assignment (_simple)(_target(62)))))
			(line__168(_architecture 15 0 168 (_assignment (_simple)(_target(63)))))
			(line__169(_architecture 16 0 169 (_assignment (_simple)(_target(64)))))
			(line__170(_architecture 17 0 170 (_assignment (_simple)(_target(65)))))
			(line__171(_architecture 18 0 171 (_assignment (_simple)(_target(66)))))
			(line__173(_architecture 19 0 173 (_assignment (_simple)(_target(48))(_sensitivity(37)(41)(12)(13)))))
			(line__174(_architecture 20 0 174 (_assignment (_simple)(_target(49))(_sensitivity(37)(41)(12)(13)))))
			(line__176(_architecture 21 0 176 (_assignment (_simple)(_target(50))(_sensitivity(38)(42)(12)(13)))))
			(line__177(_architecture 22 0 177 (_assignment (_simple)(_target(51))(_sensitivity(38)(42)(12)(13)))))
			(line__179(_architecture 23 0 179 (_assignment (_simple)(_target(52))(_sensitivity(12)(13)))))
			(line__180(_architecture 24 0 180 (_assignment (_simple)(_target(56))(_sensitivity(62)(12)(13)))))
			(line__181(_architecture 25 0 181 (_assignment (_simple)(_target(57))(_sensitivity(63)(12)(13)))))
			(line__182(_architecture 26 0 182 (_assignment (_simple)(_target(58))(_sensitivity(64)(12)(13)))))
			(line__183(_architecture 27 0 183 (_assignment (_simple)(_target(59))(_sensitivity(65)(12)(13)))))
			(line__184(_architecture 28 0 184 (_assignment (_simple)(_target(60))(_sensitivity(66)(12)(13)))))
			(line__198(_architecture 29 0 198 (_assignment (_simple)(_target(35))(_sensitivity(41)(13)))))
			(line__199(_architecture 30 0 199 (_assignment (_simple)(_target(36))(_sensitivity(42)(13)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(22))(_sensitivity(35(d_5_0))))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(23))(_sensitivity(36(d_5_0))))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(67))(_sensitivity(37)(12)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(68))(_sensitivity(38)(12)))))
			(line__207(_architecture 35 0 207 (_process (_simple)(_target(24)(25)(26))(_sensitivity(48)(49)(50)(51)(52)(56)(57)(58)(59)(60)(67)(68)(0)(14)(15)(16)(17))(_monitor))))
			(line__285(_architecture 36 0 285 (_process (_simple)(_target(3)(4))(_sensitivity(69)(70)))))
			(line__308(_architecture 37 0 308 (_assignment (_simple)(_alias((tank1_angle_calc)(sig_tank1_angle_calc)))(_target(5))(_sensitivity(69)))))
			(line__309(_architecture 38 0 309 (_assignment (_simple)(_alias((tank2_angle_calc)(sig_tank2_angle_calc)))(_target(6))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 39 -1
	)
)
I 000054 55 16544         1397769796855 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 36 ))
	(_version vb4)
	(_time 1397769796856 2014.04.17 17:23:16)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 111217161746440447161013024a401613171816151714)
	(_entity
		(_time 1397769463020)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 43 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(40)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(41)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(42)))))
			(line__78(_architecture 3 0 78 (_process (_simple)(_target(47)(5)(6))(_sensitivity(19)(20))(_read(47)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(61))(_sensitivity(47(17))))))
			(line__90(_architecture 5 0 90 (_process (_target(37)(38)(69)(70))(_sensitivity(37)(38)(61)(8)(9)(10)(11)(69)(70)(1))(_dssslsensitivity 7))))
			(line__158(_architecture 6 0 158 (_assignment (_simple)(_target(31))(_sensitivity(41)(13)))))
			(line__159(_architecture 7 0 159 (_assignment (_simple)(_target(32))(_sensitivity(42)(13)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_target(33))(_sensitivity(43)(13)))))
			(line__161(_architecture 9 0 161 (_assignment (_simple)(_target(34))(_sensitivity(44)(13)))))
			(line__162(_architecture 10 0 162 (_assignment (_simple)(_target(27))(_sensitivity(37)(12)))))
			(line__163(_architecture 11 0 163 (_assignment (_simple)(_target(28))(_sensitivity(38)(12)))))
			(line__164(_architecture 12 0 164 (_assignment (_simple)(_target(29))(_sensitivity(39)(12)))))
			(line__165(_architecture 13 0 165 (_assignment (_simple)(_target(30))(_sensitivity(40)(12)))))
			(line__167(_architecture 14 0 167 (_assignment (_simple)(_target(62)))))
			(line__168(_architecture 15 0 168 (_assignment (_simple)(_target(63)))))
			(line__169(_architecture 16 0 169 (_assignment (_simple)(_target(64)))))
			(line__170(_architecture 17 0 170 (_assignment (_simple)(_target(65)))))
			(line__171(_architecture 18 0 171 (_assignment (_simple)(_target(66)))))
			(line__173(_architecture 19 0 173 (_assignment (_simple)(_target(48))(_sensitivity(37)(41)(12)(13)))))
			(line__174(_architecture 20 0 174 (_assignment (_simple)(_target(49))(_sensitivity(37)(41)(12)(13)))))
			(line__176(_architecture 21 0 176 (_assignment (_simple)(_target(50))(_sensitivity(38)(42)(12)(13)))))
			(line__177(_architecture 22 0 177 (_assignment (_simple)(_target(51))(_sensitivity(38)(42)(12)(13)))))
			(line__179(_architecture 23 0 179 (_assignment (_simple)(_target(52))(_sensitivity(12)(13)))))
			(line__180(_architecture 24 0 180 (_assignment (_simple)(_target(56))(_sensitivity(62)(12)(13)))))
			(line__181(_architecture 25 0 181 (_assignment (_simple)(_target(57))(_sensitivity(63)(12)(13)))))
			(line__182(_architecture 26 0 182 (_assignment (_simple)(_target(58))(_sensitivity(64)(12)(13)))))
			(line__183(_architecture 27 0 183 (_assignment (_simple)(_target(59))(_sensitivity(65)(12)(13)))))
			(line__184(_architecture 28 0 184 (_assignment (_simple)(_target(60))(_sensitivity(66)(12)(13)))))
			(line__198(_architecture 29 0 198 (_assignment (_simple)(_target(35))(_sensitivity(41)(13)))))
			(line__199(_architecture 30 0 199 (_assignment (_simple)(_target(36))(_sensitivity(42)(13)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(22))(_sensitivity(35(d_5_0))))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(23))(_sensitivity(36(d_5_0))))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(67))(_sensitivity(37)(12)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(68))(_sensitivity(38)(12)))))
			(line__207(_architecture 35 0 207 (_process (_simple)(_target(24)(25)(26))(_sensitivity(48)(49)(50)(51)(52)(56)(57)(58)(59)(60)(67)(68)(0)(14)(15)(16)(17))(_monitor))))
			(line__285(_architecture 36 0 285 (_process (_simple)(_target(3)(4))(_sensitivity(69)(70)))))
			(line__308(_architecture 37 0 308 (_assignment (_simple)(_alias((tank1_angle_calc)(sig_tank1_angle_calc)))(_target(5))(_sensitivity(69)))))
			(line__309(_architecture 38 0 309 (_assignment (_simple)(_alias((tank2_angle_calc)(sig_tank2_angle_calc)))(_target(6))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 39 -1
	)
)
I 000054 55 16240         1397944552771 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 36 ))
	(_version vb4)
	(_time 1397944552772 2014.04.19 17:55:52)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d581d787d78280c083d2d4d1c68e84d2d7d3dcd2d1d3d0)
	(_entity
		(_time 1397944543558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 43 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(40)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(41)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(42)))))
			(line__78(_architecture 3 0 78 (_process (_simple)(_target(47)(69)(70))(_sensitivity(19)(20))(_read(47)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(61))(_sensitivity(47(17))))))
			(line__90(_architecture 5 0 90 (_process (_target(37)(38)(69)(70))(_sensitivity(37)(38)(61)(8)(9)(10)(11)(69)(70)(1))(_dssslsensitivity 7))))
			(line__158(_architecture 6 0 158 (_assignment (_simple)(_target(31))(_sensitivity(41)(13)))))
			(line__159(_architecture 7 0 159 (_assignment (_simple)(_target(32))(_sensitivity(42)(13)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_target(33))(_sensitivity(43)(13)))))
			(line__161(_architecture 9 0 161 (_assignment (_simple)(_target(34))(_sensitivity(44)(13)))))
			(line__162(_architecture 10 0 162 (_assignment (_simple)(_target(27))(_sensitivity(37)(12)))))
			(line__163(_architecture 11 0 163 (_assignment (_simple)(_target(28))(_sensitivity(38)(12)))))
			(line__164(_architecture 12 0 164 (_assignment (_simple)(_target(29))(_sensitivity(39)(12)))))
			(line__165(_architecture 13 0 165 (_assignment (_simple)(_target(30))(_sensitivity(40)(12)))))
			(line__167(_architecture 14 0 167 (_assignment (_simple)(_target(62)))))
			(line__168(_architecture 15 0 168 (_assignment (_simple)(_target(63)))))
			(line__169(_architecture 16 0 169 (_assignment (_simple)(_target(64)))))
			(line__170(_architecture 17 0 170 (_assignment (_simple)(_target(65)))))
			(line__171(_architecture 18 0 171 (_assignment (_simple)(_target(66)))))
			(line__173(_architecture 19 0 173 (_assignment (_simple)(_target(48))(_sensitivity(37)(41)(12)(13)))))
			(line__174(_architecture 20 0 174 (_assignment (_simple)(_target(49))(_sensitivity(37)(41)(12)(13)))))
			(line__176(_architecture 21 0 176 (_assignment (_simple)(_target(50))(_sensitivity(38)(42)(12)(13)))))
			(line__177(_architecture 22 0 177 (_assignment (_simple)(_target(51))(_sensitivity(38)(42)(12)(13)))))
			(line__179(_architecture 23 0 179 (_assignment (_simple)(_target(52))(_sensitivity(12)(13)))))
			(line__180(_architecture 24 0 180 (_assignment (_simple)(_target(56))(_sensitivity(62)(12)(13)))))
			(line__181(_architecture 25 0 181 (_assignment (_simple)(_target(57))(_sensitivity(63)(12)(13)))))
			(line__182(_architecture 26 0 182 (_assignment (_simple)(_target(58))(_sensitivity(64)(12)(13)))))
			(line__183(_architecture 27 0 183 (_assignment (_simple)(_target(59))(_sensitivity(65)(12)(13)))))
			(line__184(_architecture 28 0 184 (_assignment (_simple)(_target(60))(_sensitivity(66)(12)(13)))))
			(line__198(_architecture 29 0 198 (_assignment (_simple)(_target(35))(_sensitivity(41)(13)))))
			(line__199(_architecture 30 0 199 (_assignment (_simple)(_target(36))(_sensitivity(42)(13)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(22))(_sensitivity(35(d_5_0))))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(23))(_sensitivity(36(d_5_0))))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(67))(_sensitivity(37)(12)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(68))(_sensitivity(38)(12)))))
			(line__207(_architecture 35 0 207 (_process (_simple)(_target(24)(25)(26))(_sensitivity(48)(49)(50)(51)(52)(56)(57)(58)(59)(60)(67)(68)(0)(14)(15)(16)(17))(_monitor))))
			(line__285(_architecture 36 0 285 (_process (_simple)(_target(3)(4))(_sensitivity(69)(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 37 -1
	)
)
I 000054 55 16510         1397944586190 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 36 ))
	(_version vb4)
	(_time 1397944586191 2014.04.19 17:56:26)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d5e5c5e0e0a08480b5a5c5c4e060c5a5f5b545a595b58)
	(_entity
		(_time 1397944543558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 43 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 209 (_process 35 )))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(40)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(41)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(42)))))
			(line__78(_architecture 3 0 78 (_process (_simple)(_target(47)(69)(70))(_sensitivity(19)(20))(_read(47)))))
			(line__88(_architecture 4 0 88 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(61))(_sensitivity(47(17))))))
			(line__90(_architecture 5 0 90 (_process (_target(37)(38)(69)(70))(_sensitivity(37)(38)(61)(8)(9)(10)(11)(69)(70)(1))(_dssslsensitivity 7))))
			(line__158(_architecture 6 0 158 (_assignment (_simple)(_target(31))(_sensitivity(41)(13)))))
			(line__159(_architecture 7 0 159 (_assignment (_simple)(_target(32))(_sensitivity(42)(13)))))
			(line__160(_architecture 8 0 160 (_assignment (_simple)(_target(33))(_sensitivity(43)(13)))))
			(line__161(_architecture 9 0 161 (_assignment (_simple)(_target(34))(_sensitivity(44)(13)))))
			(line__162(_architecture 10 0 162 (_assignment (_simple)(_target(27))(_sensitivity(37)(12)))))
			(line__163(_architecture 11 0 163 (_assignment (_simple)(_target(28))(_sensitivity(38)(12)))))
			(line__164(_architecture 12 0 164 (_assignment (_simple)(_target(29))(_sensitivity(39)(12)))))
			(line__165(_architecture 13 0 165 (_assignment (_simple)(_target(30))(_sensitivity(40)(12)))))
			(line__167(_architecture 14 0 167 (_assignment (_simple)(_target(62)))))
			(line__168(_architecture 15 0 168 (_assignment (_simple)(_target(63)))))
			(line__169(_architecture 16 0 169 (_assignment (_simple)(_target(64)))))
			(line__170(_architecture 17 0 170 (_assignment (_simple)(_target(65)))))
			(line__171(_architecture 18 0 171 (_assignment (_simple)(_target(66)))))
			(line__173(_architecture 19 0 173 (_assignment (_simple)(_target(48))(_sensitivity(37)(41)(12)(13)))))
			(line__174(_architecture 20 0 174 (_assignment (_simple)(_target(49))(_sensitivity(37)(41)(12)(13)))))
			(line__176(_architecture 21 0 176 (_assignment (_simple)(_target(50))(_sensitivity(38)(42)(12)(13)))))
			(line__177(_architecture 22 0 177 (_assignment (_simple)(_target(51))(_sensitivity(38)(42)(12)(13)))))
			(line__179(_architecture 23 0 179 (_assignment (_simple)(_target(52))(_sensitivity(12)(13)))))
			(line__180(_architecture 24 0 180 (_assignment (_simple)(_target(56))(_sensitivity(62)(12)(13)))))
			(line__181(_architecture 25 0 181 (_assignment (_simple)(_target(57))(_sensitivity(63)(12)(13)))))
			(line__182(_architecture 26 0 182 (_assignment (_simple)(_target(58))(_sensitivity(64)(12)(13)))))
			(line__183(_architecture 27 0 183 (_assignment (_simple)(_target(59))(_sensitivity(65)(12)(13)))))
			(line__184(_architecture 28 0 184 (_assignment (_simple)(_target(60))(_sensitivity(66)(12)(13)))))
			(line__198(_architecture 29 0 198 (_assignment (_simple)(_target(35))(_sensitivity(41)(13)))))
			(line__199(_architecture 30 0 199 (_assignment (_simple)(_target(36))(_sensitivity(42)(13)))))
			(line__201(_architecture 31 0 201 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(22))(_sensitivity(35(d_5_0))))))
			(line__202(_architecture 32 0 202 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(23))(_sensitivity(36(d_5_0))))))
			(line__204(_architecture 33 0 204 (_assignment (_simple)(_target(67))(_sensitivity(37)(12)))))
			(line__205(_architecture 34 0 205 (_assignment (_simple)(_target(68))(_sensitivity(38)(12)))))
			(line__207(_architecture 35 0 207 (_process (_simple)(_target(24)(25)(26))(_sensitivity(48)(49)(50)(51)(52)(56)(57)(58)(59)(60)(67)(68)(0)(14)(15)(16)(17))(_monitor))))
			(line__285(_architecture 36 0 285 (_process (_simple)(_target(3)(4))(_sensitivity(69)(70)))))
			(line__309(_architecture 37 0 309 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(5))(_sensitivity(69)))))
			(line__310(_architecture 38 0 310 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(6))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 39 -1
	)
)
I 000058 55 9994          1397944735786 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397944735787 2014.04.19 17:58:55)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2cd9297c79597d7c5c0d09990c5c2c5c0c4cbc5c6)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 48 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 55 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 66 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation U4 0 97 (_entity . tank_sprite)
		(_port
			((angle)(sw(d_3_2)))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 104 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 111 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 118 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 125 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 135 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 152 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__163(_architecture 1 0 163 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
V 000054 55 16502         1397944857060 vga_bsprite2a
(_unit VHDL (vga_bsprite2a 0 4 (vga_bsprite2a 0 36 ))
	(_version vb4)
	(_time 1397944857061 2014.04.19 18:00:57)
	(_source (\./../src/vga_bsprite2a.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d7c727c2e2a28682b7a7c7e6e262c7a7f7b747a797b78)
	(_entity
		(_time 1397944543558)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal tank1Turn ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal tank2Turn ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank1_angle ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal tank2_angle ~STD_LOGIC_VECTOR{7~downto~0}~124 0 11 (_entity (_out ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~12 0 17 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_port (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~126 0 18 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~12 0 19 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_port (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~128 0 20 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~12 0 21 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~1210 0 22 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~1212 0 23 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 27 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~12 0 28 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_port (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~1214 0 29 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 30 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~1216 0 31 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~1218 0 32 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal hbp ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37 (_architecture (_string \"0010010000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_constant (_internal vbp ~STD_LOGIC_VECTOR{9~downto~0}~132 0 39 (_architecture (_string \"0000011111"\))))
		(_constant (_internal w ~extSTD.STANDARD.INTEGER 0 41 (_architecture ((i 100)))))
		(_constant (_internal h ~extSTD.STANDARD.INTEGER 0 42 (_architecture ((i 100)))))
		(_constant (_internal tw ~extSTD.STANDARD.INTEGER 0 43 (_architecture ((i 32)))))
		(_constant (_internal th ~extSTD.STANDARD.INTEGER 0 44 (_architecture ((i 29)))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal zero ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45 (_architecture (_string \"00000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal thirty ~STD_LOGIC_VECTOR{7~downto~0}~134 0 46 (_architecture (_string \"00011110"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal sixty ~STD_LOGIC_VECTOR{7~downto~0}~136 0 47 (_architecture (_string \"00111100"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal ninety ~STD_LOGIC_VECTOR{7~downto~0}~138 0 48 (_architecture (_string \"01011010"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal xpix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal xpix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_signal (_internal ypix4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 50 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal rom_addr1 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal rom_addr2 ~STD_LOGIC_VECTOR{16~downto~0}~13 0 51 (_architecture (_uni ))))
		(_signal (_internal C1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 52 (_architecture (_uni (_string \"0001010100"\)))))
		(_signal (_internal C2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 53 (_architecture (_uni (_string \"0111110100"\)))))
		(_signal (_internal C3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 54 (_architecture (_uni ))))
		(_signal (_internal C1a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_signal (_internal C2a ~STD_LOGIC_VECTOR{9~downto~0}~1310 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal spriteon1 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon1f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteon2f ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonGrnd ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal R ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal G ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal spriteonB1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal spriteonB5 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clk3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal hill1 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill2 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill3 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill4 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_signal (_internal hill5 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 10)(i 0))))))
		(_signal (_internal rom_pix1 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal rom_pix2 ~STD_LOGIC_VECTOR{10~downto~0}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_signal (_internal tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 62 (_architecture (_uni ))))
		(_variable (_internal i ~extSTD.STANDARD.INTEGER 0 207 (_process 35 )))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 207 (_process 35 )))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_target(40)))))
			(line__73(_architecture 1 0 73 (_assignment (_simple)(_target(41)))))
			(line__74(_architecture 2 0 74 (_assignment (_simple)(_target(42)))))
			(line__78(_architecture 3 0 78 (_process (_simple)(_target(47))(_sensitivity(19)(20))(_read(47)))))
			(line__86(_architecture 4 0 86 (_assignment (_simple)(_alias((clk3)(q(17))))(_simpleassign BUF)(_target(61))(_sensitivity(47(17))))))
			(line__88(_architecture 5 0 88 (_process (_target(37)(38)(69)(70))(_sensitivity(37)(38)(61)(8)(9)(10)(11)(69)(70)(1))(_dssslsensitivity 7))))
			(line__156(_architecture 6 0 156 (_assignment (_simple)(_target(31))(_sensitivity(41)(13)))))
			(line__157(_architecture 7 0 157 (_assignment (_simple)(_target(32))(_sensitivity(42)(13)))))
			(line__158(_architecture 8 0 158 (_assignment (_simple)(_target(33))(_sensitivity(43)(13)))))
			(line__159(_architecture 9 0 159 (_assignment (_simple)(_target(34))(_sensitivity(44)(13)))))
			(line__160(_architecture 10 0 160 (_assignment (_simple)(_target(27))(_sensitivity(37)(12)))))
			(line__161(_architecture 11 0 161 (_assignment (_simple)(_target(28))(_sensitivity(38)(12)))))
			(line__162(_architecture 12 0 162 (_assignment (_simple)(_target(29))(_sensitivity(39)(12)))))
			(line__163(_architecture 13 0 163 (_assignment (_simple)(_target(30))(_sensitivity(40)(12)))))
			(line__165(_architecture 14 0 165 (_assignment (_simple)(_target(62)))))
			(line__166(_architecture 15 0 166 (_assignment (_simple)(_target(63)))))
			(line__167(_architecture 16 0 167 (_assignment (_simple)(_target(64)))))
			(line__168(_architecture 17 0 168 (_assignment (_simple)(_target(65)))))
			(line__169(_architecture 18 0 169 (_assignment (_simple)(_target(66)))))
			(line__171(_architecture 19 0 171 (_assignment (_simple)(_target(48))(_sensitivity(37)(41)(12)(13)))))
			(line__172(_architecture 20 0 172 (_assignment (_simple)(_target(49))(_sensitivity(37)(41)(12)(13)))))
			(line__174(_architecture 21 0 174 (_assignment (_simple)(_target(50))(_sensitivity(38)(42)(12)(13)))))
			(line__175(_architecture 22 0 175 (_assignment (_simple)(_target(51))(_sensitivity(38)(42)(12)(13)))))
			(line__177(_architecture 23 0 177 (_assignment (_simple)(_target(52))(_sensitivity(12)(13)))))
			(line__178(_architecture 24 0 178 (_assignment (_simple)(_target(56))(_sensitivity(62)(12)(13)))))
			(line__179(_architecture 25 0 179 (_assignment (_simple)(_target(57))(_sensitivity(63)(12)(13)))))
			(line__180(_architecture 26 0 180 (_assignment (_simple)(_target(58))(_sensitivity(64)(12)(13)))))
			(line__181(_architecture 27 0 181 (_assignment (_simple)(_target(59))(_sensitivity(65)(12)(13)))))
			(line__182(_architecture 28 0 182 (_assignment (_simple)(_target(60))(_sensitivity(66)(12)(13)))))
			(line__196(_architecture 29 0 196 (_assignment (_simple)(_target(35))(_sensitivity(41)(13)))))
			(line__197(_architecture 30 0 197 (_assignment (_simple)(_target(36))(_sensitivity(42)(13)))))
			(line__199(_architecture 31 0 199 (_assignment (_simple)(_alias((rom1_addr)(rom_addr1(d_5_0))))(_target(22))(_sensitivity(35(d_5_0))))))
			(line__200(_architecture 32 0 200 (_assignment (_simple)(_alias((rom2_addr)(rom_addr2(d_5_0))))(_target(23))(_sensitivity(36(d_5_0))))))
			(line__202(_architecture 33 0 202 (_assignment (_simple)(_target(67))(_sensitivity(37)(12)))))
			(line__203(_architecture 34 0 203 (_assignment (_simple)(_target(68))(_sensitivity(38)(12)))))
			(line__205(_architecture 35 0 205 (_process (_simple)(_target(24)(25)(26))(_sensitivity(48)(49)(50)(51)(52)(56)(57)(58)(59)(60)(67)(68)(0)(14)(15)(16)(17))(_monitor))))
			(line__283(_architecture 36 0 283 (_process (_simple)(_target(3)(4))(_sensitivity(69)(70)))))
			(line__307(_architecture 37 0 307 (_assignment (_simple)(_alias((tank1_angle)(tank1_angle_calc)))(_target(5))(_sensitivity(69)))))
			(line__308(_architecture 38 0 308 (_assignment (_simple)(_alias((tank2_angle)(tank2_angle_calc)))(_target(6))(_sensitivity(70)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50529026 33686019 770 )
		(50463490 50529027 771 )
		(33686018 33686018 33686018 33686018 33686018 33686018 )
		(33751810 50463490 )
		(50529027 50529027 )
		(33686018 33686018 )
		(50463491 33686274 )
		(50463490 33751555 )
		(131586 )
		(514 )
		(197379 )
		(131843 )
		(771 )
		(515 )
		(197122 )
		(197378 )
	)
	(_model . vga_bsprite2a 39 -1
	)
)
I 000058 55 9998          1397946029945 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397946029946 2014.04.19 18:20:29)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0b085b0d5e5c5e1e0c081950590c0b0c090d020c0f)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 48 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 55 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 66 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation U4 0 97 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 104 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 111 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 119 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation who 0 126 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 136 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 153 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__164(_architecture 1 0 164 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
V 000058 55 9999          1397946074497 vga_bsprite2a_top
(_unit VHDL (vga_bsprite2a_top 0 5 (vga_bsprite2a_top 0 29 ))
	(_version vb4)
	(_time 1397946074498 2014.04.19 18:21:14)
	(_source (\./../src/vga_bsprite2a_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 15444712174240001216074e4712151217131c1211)
	(_entity
		(_time 1397763027695)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation U1 0 48 (_entity . clkdiv)
		(_port
			((mclk)(mclk))
			((clr)(clr))
			((clk25)(clk25))
		)
	)
	(_instantiation U2 0 55 (_entity . vga_640x480)
		(_port
			((clk)(clk25))
			((clr)(clr))
			((hsync)(hsync))
			((vsync)(vsync))
			((hc)(hc))
			((vc)(vc))
			((vidon)(vidon))
		)
	)
	(_instantiation U3 0 66 (_entity . vga_bsprite2a)
		(_port
			((vidon)(vidon))
			((tank1Turn)(sig_tank1))
			((tank2Turn)(sig_tank2))
			((tank1Angle)(sig_tank1Angle))
			((tank2Angle)(sig_tank2Angle))
			((tank1_angle)(sig_tank1_angle_calc))
			((tank2_angle)(sig_tank2_angle_calc))
			((aBTN)(sig_a))
			((upBTN)(sig_up))
			((downBTN)(sig_down))
			((rightBTN)(sig_right))
			((leftBTN)(sig_left))
			((hc)(hc))
			((vc)(vc))
			((M1)(M1))
			((M1a)(M1a))
			((M2)(M2))
			((M2a)(M2a))
			((sw)(sw))
			((clk)(mclk))
			((clr)(clr))
			((btn)(btns))
			((rom1_addr)(rom1_addr))
			((rom2_addr)(rom2_addr))
			((red)(red))
			((green)(green))
			((blue)(blue))
		)
	)
	(_instantiation U4 0 97 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1))
		)
	)
	(_instantiation U4fill 0 104 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank1Angle))
			((addr)(rom1_addr))
			((M)(M1a))
		)
	)
	(_instantiation U5 0 111 (_entity . tank_sprite)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2))
		)
	)
	(_instantiation U5fill 0 119 (_entity . tank_sprite2)
		(_port
			((angle)(sig_tank2Angle))
			((addr)(rom2_addr))
			((M)(M2a))
		)
	)
	(_instantiation who 0 126 (_entity . whosTurn)
		(_port
			((clr)(clr))
			((clk)(clk25))
			((a)(sig_a))
			((start)(sig_start))
			((tank1)(sig_tank1))
			((tank2)(sig_tank2))
		)
	)
	(_instantiation nes 0 136 (_entity . nes_driver)
		(_port
			((clr)(clr))
			((clk25)(clk25))
			((nes_data)(ja1))
			((nes_clk)(ja3))
			((latch)(ja2))
			((a)(sig_a))
			((b)(sig_b))
			((start)(sig_start))
			((sel)(sig_sel))
			((up)(sig_up))
			((down)(sig_down))
			((right)(sig_right))
			((left)(sig_left))
		)
	)
	(_instantiation x7 0 153 (_entity . x7segb)
		(_port
			((x(d_15_8))(sig_tank1_angle_calc))
			((x(d_7_0))(sig_tank2_angle_calc))
			((clk)(mclk))
			((clr)(clr))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal aBTN ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal upBTN ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal downBTN ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal rightBTN ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal leftBTN ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal ja1 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal ja2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
		(_port (_internal ja3 ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 17 (_entity (_in ))))
		(_port (_internal hsync ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_out ))))
		(_port (_internal vsync ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal red ~STD_LOGIC_VECTOR{2~downto~0}~12 0 20 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal green ~STD_LOGIC_VECTOR{2~downto~0}~122 0 21 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal blue ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 23 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 24 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal clk25 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal vidon ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_a ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_b ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_start ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_sel ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_right ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_left ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_up ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_down ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank1 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_signal (_internal sig_tank2 ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_signal (_internal hc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_signal (_internal vc ~STD_LOGIC_VECTOR{9~downto~0}~13 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_to (i 0)(i 31))))))
		(_signal (_internal M1 ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_signal (_internal M1a ~STD_LOGIC_VECTOR{0~to~31}~13 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal angle1 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_signal (_internal angle2 ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal M2 ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_signal (_internal M2a ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal btns ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sig_x ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39 (_architecture (_uni ))))
		(_signal (_internal sig_tank1Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal sig_tank2Angle ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sig_tank1_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_signal (_internal sig_tank2_angle_calc ~STD_LOGIC_VECTOR{7~downto~0}~13 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 4)(i 0))))))
		(_signal (_internal rom1_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom2_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom3_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal rom4_addr16 ~STD_LOGIC_VECTOR{4~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 5)(i 0))))))
		(_signal (_internal rom1_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_signal (_internal rom2_addr ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_assignment (_simple)(_alias((clr)(btn(3))))(_simpleassign BUF)(_target(19))(_sensitivity(9(3))))))
			(line__164(_architecture 1 0 164 (_assignment (_simple)(_alias((btns)(btn)))(_target(40))(_sensitivity(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . vga_bsprite2a_top 2 -1
	)
)
