--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RNG.twx RNG.ncd -o RNG.twr RNG.pcf

Design file:              RNG.ncd
Physical constraint file: RNG.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
rand<0>     |         7.403(R)|      SLOW  |         3.900(R)|      FAST  |clk_BUFGP         |   0.000|
rand<1>     |         7.605(R)|      SLOW  |         4.019(R)|      FAST  |clk_BUFGP         |   0.000|
rand<2>     |         6.862(R)|      SLOW  |         3.576(R)|      FAST  |clk_BUFGP         |   0.000|
rand<3>     |         6.862(R)|      SLOW  |         3.576(R)|      FAST  |clk_BUFGP         |   0.000|
rand<4>     |         6.824(R)|      SLOW  |         3.574(R)|      FAST  |clk_BUFGP         |   0.000|
rand<5>     |         6.833(R)|      SLOW  |         3.583(R)|      FAST  |clk_BUFGP         |   0.000|
rand<6>     |         7.376(R)|      SLOW  |         3.932(R)|      FAST  |clk_BUFGP         |   0.000|
rand<7>     |         7.394(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
rand<8>     |         7.151(R)|      SLOW  |         3.741(R)|      FAST  |clk_BUFGP         |   0.000|
rand<9>     |         7.107(R)|      SLOW  |         3.730(R)|      FAST  |clk_BUFGP         |   0.000|
rand<10>    |         6.759(R)|      SLOW  |         3.537(R)|      FAST  |clk_BUFGP         |   0.000|
rand<11>    |         6.757(R)|      SLOW  |         3.535(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.626|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 27 21:56:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



