// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2S130F1020C3 Package FBGA1020
// 

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "MotherBoard")
  (DATE "12/02/2009 14:17:10")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.0 Build 132 02/25/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3435:3435:3435) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2860:2860:2860))
        (PORT d[1] (3688:3688:3688) (3688:3688:3688))
        (PORT d[2] (4413:4413:4413) (4413:4413:4413))
        (PORT d[3] (3791:3791:3791) (3791:3791:3791))
        (PORT d[4] (3955:3955:3955) (3955:3955:3955))
        (PORT d[5] (3228:3228:3228) (3228:3228:3228))
        (PORT d[6] (3009:3009:3009) (3009:3009:3009))
        (PORT d[7] (3798:3798:3798) (3798:3798:3798))
        (PORT d[8] (3924:3924:3924) (3924:3924:3924))
        (PORT d[9] (2633:2633:2633) (2633:2633:2633))
        (PORT d[10] (3622:3622:3622) (3622:3622:3622))
        (PORT d[11] (3926:3926:3926) (3926:3926:3926))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3435:3435:3435) (3435:3435:3435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3435:3435:3435) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2734:2734:2734) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2393:2393:2393))
        (PORT d[1] (2810:2810:2810) (2810:2810:2810))
        (PORT d[2] (1996:1996:1996) (1996:1996:1996))
        (PORT d[3] (3072:3072:3072) (3072:3072:3072))
        (PORT d[4] (4417:4417:4417) (4417:4417:4417))
        (PORT d[5] (2192:2192:2192) (2192:2192:2192))
        (PORT d[6] (2722:2722:2722) (2722:2722:2722))
        (PORT d[7] (4022:4022:4022) (4022:4022:4022))
        (PORT d[8] (3754:3754:3754) (3754:3754:3754))
        (PORT d[9] (2436:2436:2436) (2436:2436:2436))
        (PORT d[10] (2427:2427:2427) (2427:2427:2427))
        (PORT d[11] (3430:3430:3430) (3430:3430:3430))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2734:2734:2734) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2734:2734:2734) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2911:2911:2911))
        (PORT d[1] (3565:3565:3565) (3565:3565:3565))
        (PORT d[2] (4065:4065:4065) (4065:4065:4065))
        (PORT d[3] (3652:3652:3652) (3652:3652:3652))
        (PORT d[4] (3916:3916:3916) (3916:3916:3916))
        (PORT d[5] (2648:2648:2648) (2648:2648:2648))
        (PORT d[6] (3272:3272:3272) (3272:3272:3272))
        (PORT d[7] (4291:4291:4291) (4291:4291:4291))
        (PORT d[8] (3544:3544:3544) (3544:3544:3544))
        (PORT d[9] (2909:2909:2909) (2909:2909:2909))
        (PORT d[10] (2827:2827:2827) (2827:2827:2827))
        (PORT d[11] (3820:3820:3820) (3820:3820:3820))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2891:2891:2891))
        (PORT d[1] (3676:3676:3676) (3676:3676:3676))
        (PORT d[2] (4399:4399:4399) (4399:4399:4399))
        (PORT d[3] (3759:3759:3759) (3759:3759:3759))
        (PORT d[4] (3984:3984:3984) (3984:3984:3984))
        (PORT d[5] (2991:2991:2991) (2991:2991:2991))
        (PORT d[6] (2957:2957:2957) (2957:2957:2957))
        (PORT d[7] (4092:4092:4092) (4092:4092:4092))
        (PORT d[8] (3818:3818:3818) (3818:3818:3818))
        (PORT d[9] (2968:2968:2968) (2968:2968:2968))
        (PORT d[10] (3047:3047:3047) (3047:3047:3047))
        (PORT d[11] (3617:3617:3617) (3617:3617:3617))
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2004:2004:2004) (2004:2004:2004))
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2146:2146:2146) (2146:2146:2146))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2861:2861:2861) (2861:2861:2861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1927:1927:1927))
        (PORT d[1] (2138:2138:2138) (2138:2138:2138))
        (PORT d[2] (3263:3263:3263) (3263:3263:3263))
        (PORT d[3] (1624:1624:1624) (1624:1624:1624))
        (PORT d[4] (2805:2805:2805) (2805:2805:2805))
        (PORT d[5] (2151:2151:2151) (2151:2151:2151))
        (PORT d[6] (2352:2352:2352) (2352:2352:2352))
        (PORT d[7] (2129:2129:2129) (2129:2129:2129))
        (PORT d[8] (3216:3216:3216) (3216:3216:3216))
        (PORT d[9] (2338:2338:2338) (2338:2338:2338))
        (PORT d[10] (1874:1874:1874) (1874:1874:1874))
        (PORT d[11] (2083:2083:2083) (2083:2083:2083))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2861:2861:2861) (2861:2861:2861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2861:2861:2861) (2861:2861:2861))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a477\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3223:3223:3223) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2923:2923:2923))
        (PORT d[1] (4349:4349:4349) (4349:4349:4349))
        (PORT d[2] (3484:3484:3484) (3484:3484:3484))
        (PORT d[3] (4007:4007:4007) (4007:4007:4007))
        (PORT d[4] (3345:3345:3345) (3345:3345:3345))
        (PORT d[5] (3119:3119:3119) (3119:3119:3119))
        (PORT d[6] (3675:3675:3675) (3675:3675:3675))
        (PORT d[7] (3659:3659:3659) (3659:3659:3659))
        (PORT d[8] (3426:3426:3426) (3426:3426:3426))
        (PORT d[9] (2931:2931:2931) (2931:2931:2931))
        (PORT d[10] (3734:3734:3734) (3734:3734:3734))
        (PORT d[11] (3501:3501:3501) (3501:3501:3501))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3223:3223:3223) (3223:3223:3223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3223:3223:3223) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (2938:2938:2938) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2865:2865:2865))
        (PORT d[1] (3509:3509:3509) (3509:3509:3509))
        (PORT d[2] (3299:3299:3299) (3299:3299:3299))
        (PORT d[3] (3668:3668:3668) (3668:3668:3668))
        (PORT d[4] (3569:3569:3569) (3569:3569:3569))
        (PORT d[5] (3473:3473:3473) (3473:3473:3473))
        (PORT d[6] (3794:3794:3794) (3794:3794:3794))
        (PORT d[7] (3655:3655:3655) (3655:3655:3655))
        (PORT d[8] (3353:3353:3353) (3353:3353:3353))
        (PORT d[9] (3319:3319:3319) (3319:3319:3319))
        (PORT d[10] (2925:2925:2925) (2925:2925:2925))
        (PORT d[11] (3297:3297:3297) (3297:3297:3297))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (2938:2938:2938) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (2938:2938:2938) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3940:3940:3940))
        (PORT d[1] (3733:3733:3733) (3733:3733:3733))
        (PORT d[2] (3457:3457:3457) (3457:3457:3457))
        (PORT d[3] (4580:4580:4580) (4580:4580:4580))
        (PORT d[4] (4526:4526:4526) (4526:4526:4526))
        (PORT d[5] (3049:3049:3049) (3049:3049:3049))
        (PORT d[6] (4205:4205:4205) (4205:4205:4205))
        (PORT d[7] (4847:4847:4847) (4847:4847:4847))
        (PORT d[8] (4383:4383:4383) (4383:4383:4383))
        (PORT d[9] (3052:3052:3052) (3052:3052:3052))
        (PORT d[10] (3069:3069:3069) (3069:3069:3069))
        (PORT d[11] (3738:3738:3738) (3738:3738:3738))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (PORT d[0] (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a475\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2712:2712:2712) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2903:2903:2903))
        (PORT d[1] (2619:2619:2619) (2619:2619:2619))
        (PORT d[2] (2427:2427:2427) (2427:2427:2427))
        (PORT d[3] (2758:2758:2758) (2758:2758:2758))
        (PORT d[4] (2267:2267:2267) (2267:2267:2267))
        (PORT d[5] (2403:2403:2403) (2403:2403:2403))
        (PORT d[6] (3265:3265:3265) (3265:3265:3265))
        (PORT d[7] (2677:2677:2677) (2677:2677:2677))
        (PORT d[8] (3440:3440:3440) (3440:3440:3440))
        (PORT d[9] (1982:1982:1982) (1982:1982:1982))
        (PORT d[10] (3194:3194:3194) (3194:3194:3194))
        (PORT d[11] (2861:2861:2861) (2861:2861:2861))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2712:2712:2712) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2712:2712:2712) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3212:3212:3212))
        (PORT d[1] (3017:3017:3017) (3017:3017:3017))
        (PORT d[2] (2245:2245:2245) (2245:2245:2245))
        (PORT d[3] (2030:2030:2030) (2030:2030:2030))
        (PORT d[4] (2974:2974:2974) (2974:2974:2974))
        (PORT d[5] (3555:3555:3555) (3555:3555:3555))
        (PORT d[6] (2354:2354:2354) (2354:2354:2354))
        (PORT d[7] (3046:3046:3046) (3046:3046:3046))
        (PORT d[8] (2487:2487:2487) (2487:2487:2487))
        (PORT d[9] (2799:2799:2799) (2799:2799:2799))
        (PORT d[10] (2775:2775:2775) (2775:2775:2775))
        (PORT d[11] (4063:4063:4063) (4063:4063:4063))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (1908:1908:1908) (1908:1908:1908))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a440\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4021:4021:4021) (4021:4021:4021))
        (PORT d[1] (3348:3348:3348) (3348:3348:3348))
        (PORT d[2] (1984:1984:1984) (1984:1984:1984))
        (PORT d[3] (2064:2064:2064) (2064:2064:2064))
        (PORT d[4] (2907:2907:2907) (2907:2907:2907))
        (PORT d[5] (3544:3544:3544) (3544:3544:3544))
        (PORT d[6] (2752:2752:2752) (2752:2752:2752))
        (PORT d[7] (3034:3034:3034) (3034:3034:3034))
        (PORT d[8] (2422:2422:2422) (2422:2422:2422))
        (PORT d[9] (2812:2812:2812) (2812:2812:2812))
        (PORT d[10] (2134:2134:2134) (2134:2134:2134))
        (PORT d[11] (3547:3547:3547) (3547:3547:3547))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2447:2447:2447) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3199:3199:3199) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3203:3203:3203))
        (PORT d[1] (3277:3277:3277) (3277:3277:3277))
        (PORT d[2] (3119:3119:3119) (3119:3119:3119))
        (PORT d[3] (3962:3962:3962) (3962:3962:3962))
        (PORT d[4] (3292:3292:3292) (3292:3292:3292))
        (PORT d[5] (3015:3015:3015) (3015:3015:3015))
        (PORT d[6] (2912:2912:2912) (2912:2912:2912))
        (PORT d[7] (4044:4044:4044) (4044:4044:4044))
        (PORT d[8] (2869:2869:2869) (2869:2869:2869))
        (PORT d[9] (2395:2395:2395) (2395:2395:2395))
        (PORT d[10] (2786:2786:2786) (2786:2786:2786))
        (PORT d[11] (2960:2960:2960) (2960:2960:2960))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (3199:3199:3199) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (3199:3199:3199) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3489:3489:3489) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2872:2872:2872))
        (PORT d[1] (2607:2607:2607) (2607:2607:2607))
        (PORT d[2] (2347:2347:2347) (2347:2347:2347))
        (PORT d[3] (3089:3089:3089) (3089:3089:3089))
        (PORT d[4] (2360:2360:2360) (2360:2360:2360))
        (PORT d[5] (3835:3835:3835) (3835:3835:3835))
        (PORT d[6] (3051:3051:3051) (3051:3051:3051))
        (PORT d[7] (4678:4678:4678) (4678:4678:4678))
        (PORT d[8] (3398:3398:3398) (3398:3398:3398))
        (PORT d[9] (4706:4706:4706) (4706:4706:4706))
        (PORT d[10] (3943:3943:3943) (3943:3943:3943))
        (PORT d[11] (3270:3270:3270) (3270:3270:3270))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3489:3489:3489) (3489:3489:3489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3489:3489:3489) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2061:2061:2061))
        (PORT d[1] (1841:1841:1841) (1841:1841:1841))
        (PORT d[2] (1828:1828:1828) (1828:1828:1828))
        (PORT d[3] (3056:3056:3056) (3056:3056:3056))
        (PORT d[4] (1827:1827:1827) (1827:1827:1827))
        (PORT d[5] (3424:3424:3424) (3424:3424:3424))
        (PORT d[6] (1821:1821:1821) (1821:1821:1821))
        (PORT d[7] (3203:3203:3203) (3203:3203:3203))
        (PORT d[8] (2845:2845:2845) (2845:2845:2845))
        (PORT d[9] (3379:3379:3379) (3379:3379:3379))
        (PORT d[10] (3133:3133:3133) (3133:3133:3133))
        (PORT d[11] (3028:3028:3028) (3028:3028:3028))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT d[0] (2914:2914:2914) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (3096:3096:3096) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2354:2354:2354))
        (PORT d[1] (2140:2140:2140) (2140:2140:2140))
        (PORT d[2] (1841:1841:1841) (1841:1841:1841))
        (PORT d[3] (3078:3078:3078) (3078:3078:3078))
        (PORT d[4] (1835:1835:1835) (1835:1835:1835))
        (PORT d[5] (3410:3410:3410) (3410:3410:3410))
        (PORT d[6] (1790:1790:1790) (1790:1790:1790))
        (PORT d[7] (3416:3416:3416) (3416:3416:3416))
        (PORT d[8] (2857:2857:2857) (2857:2857:2857))
        (PORT d[9] (4186:4186:4186) (4186:4186:4186))
        (PORT d[10] (3146:3146:3146) (3146:3146:3146))
        (PORT d[11] (2738:2738:2738) (2738:2738:2738))
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (3096:3096:3096) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT d[0] (3096:3096:3096) (3096:3096:3096))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (2588:2588:2588) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
        (PORT d[1] (1867:1867:1867) (1867:1867:1867))
        (PORT d[2] (2050:2050:2050) (2050:2050:2050))
        (PORT d[3] (3033:3033:3033) (3033:3033:3033))
        (PORT d[4] (1883:1883:1883) (1883:1883:1883))
        (PORT d[5] (3387:3387:3387) (3387:3387:3387))
        (PORT d[6] (1828:1828:1828) (1828:1828:1828))
        (PORT d[7] (3420:3420:3420) (3420:3420:3420))
        (PORT d[8] (2593:2593:2593) (2593:2593:2593))
        (PORT d[9] (2611:2611:2611) (2611:2611:2611))
        (PORT d[10] (3714:3714:3714) (3714:3714:3714))
        (PORT d[11] (2834:2834:2834) (2834:2834:2834))
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (2588:2588:2588) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT d[0] (2588:2588:2588) (2588:2588:2588))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2721:2721:2721) (2721:2721:2721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2391:2391:2391))
        (PORT d[1] (2447:2447:2447) (2447:2447:2447))
        (PORT d[2] (2196:2196:2196) (2196:2196:2196))
        (PORT d[3] (2615:2615:2615) (2615:2615:2615))
        (PORT d[4] (1844:1844:1844) (1844:1844:1844))
        (PORT d[5] (2124:2124:2124) (2124:2124:2124))
        (PORT d[6] (1724:1724:1724) (1724:1724:1724))
        (PORT d[7] (3652:3652:3652) (3652:3652:3652))
        (PORT d[8] (2484:2484:2484) (2484:2484:2484))
        (PORT d[9] (4005:4005:4005) (4005:4005:4005))
        (PORT d[10] (3769:3769:3769) (3769:3769:3769))
        (PORT d[11] (2542:2542:2542) (2542:2542:2542))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2721:2721:2721) (2721:2721:2721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2721:2721:2721) (2721:2721:2721))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a470\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1960:1960:1960))
        (PORT datab (875:875:875) (875:875:875))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (882:882:882) (882:882:882))
        (PORT datae (296:296:296) (296:296:296))
        (PORT dataf (1774:1774:1774) (1774:1774:1774))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3074:3074:3074) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2379:2379:2379) (2379:2379:2379))
        (PORT d[1] (2157:2157:2157) (2157:2157:2157))
        (PORT d[2] (1491:1491:1491) (1491:1491:1491))
        (PORT d[3] (2376:2376:2376) (2376:2376:2376))
        (PORT d[4] (2121:2121:2121) (2121:2121:2121))
        (PORT d[5] (2112:2112:2112) (2112:2112:2112))
        (PORT d[6] (1780:1780:1780) (1780:1780:1780))
        (PORT d[7] (3216:3216:3216) (3216:3216:3216))
        (PORT d[8] (2792:2792:2792) (2792:2792:2792))
        (PORT d[9] (3352:3352:3352) (3352:3352:3352))
        (PORT d[10] (3029:3029:3029) (3029:3029:3029))
        (PORT d[11] (3069:3069:3069) (3069:3069:3069))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3074:3074:3074) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (3074:3074:3074) (3074:3074:3074))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a438\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2858:2858:2858) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3938:3938:3938))
        (PORT d[1] (3738:3738:3738) (3738:3738:3738))
        (PORT d[2] (3478:3478:3478) (3478:3478:3478))
        (PORT d[3] (4602:4602:4602) (4602:4602:4602))
        (PORT d[4] (4557:4557:4557) (4557:4557:4557))
        (PORT d[5] (2955:2955:2955) (2955:2955:2955))
        (PORT d[6] (3996:3996:3996) (3996:3996:3996))
        (PORT d[7] (4857:4857:4857) (4857:4857:4857))
        (PORT d[8] (4387:4387:4387) (4387:4387:4387))
        (PORT d[9] (3232:3232:3232) (3232:3232:3232))
        (PORT d[10] (3044:3044:3044) (3044:3044:3044))
        (PORT d[11] (3753:3753:3753) (3753:3753:3753))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2858:2858:2858) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (2858:2858:2858) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a437\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2355:2355:2355))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (3042:3042:3042) (3042:3042:3042))
        (PORT d[3] (4390:4390:4390) (4390:4390:4390))
        (PORT d[4] (2142:2142:2142) (2142:2142:2142))
        (PORT d[5] (2140:2140:2140) (2140:2140:2140))
        (PORT d[6] (2646:2646:2646) (2646:2646:2646))
        (PORT d[7] (3938:3938:3938) (3938:3938:3938))
        (PORT d[8] (2489:2489:2489) (2489:2489:2489))
        (PORT d[9] (2315:2315:2315) (2315:2315:2315))
        (PORT d[10] (2608:2608:2608) (2608:2608:2608))
        (PORT d[11] (2260:2260:2260) (2260:2260:2260))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2434:2434:2434) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2672:2672:2672) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2667:2667:2667))
        (PORT d[1] (2436:2436:2436) (2436:2436:2436))
        (PORT d[2] (3391:3391:3391) (3391:3391:3391))
        (PORT d[3] (3185:3185:3185) (3185:3185:3185))
        (PORT d[4] (2438:2438:2438) (2438:2438:2438))
        (PORT d[5] (2620:2620:2620) (2620:2620:2620))
        (PORT d[6] (2811:2811:2811) (2811:2811:2811))
        (PORT d[7] (2876:2876:2876) (2876:2876:2876))
        (PORT d[8] (3282:3282:3282) (3282:3282:3282))
        (PORT d[9] (2893:2893:2893) (2893:2893:2893))
        (PORT d[10] (3015:3015:3015) (3015:3015:3015))
        (PORT d[11] (3168:3168:3168) (3168:3168:3168))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2672:2672:2672) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2672:2672:2672) (2672:2672:2672))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3515:3515:3515) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3408:3408:3408))
        (PORT d[1] (2977:2977:2977) (2977:2977:2977))
        (PORT d[2] (3741:3741:3741) (3741:3741:3741))
        (PORT d[3] (3671:3671:3671) (3671:3671:3671))
        (PORT d[4] (2644:2644:2644) (2644:2644:2644))
        (PORT d[5] (3889:3889:3889) (3889:3889:3889))
        (PORT d[6] (2885:2885:2885) (2885:2885:2885))
        (PORT d[7] (3400:3400:3400) (3400:3400:3400))
        (PORT d[8] (3431:3431:3431) (3431:3431:3431))
        (PORT d[9] (3229:3229:3229) (3229:3229:3229))
        (PORT d[10] (3275:3275:3275) (3275:3275:3275))
        (PORT d[11] (3629:3629:3629) (3629:3629:3629))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3515:3515:3515) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3515:3515:3515) (3515:3515:3515))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a499\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3388:3388:3388))
        (PORT d[1] (2728:2728:2728) (2728:2728:2728))
        (PORT d[2] (2692:2692:2692) (2692:2692:2692))
        (PORT d[3] (3673:3673:3673) (3673:3673:3673))
        (PORT d[4] (3157:3157:3157) (3157:3157:3157))
        (PORT d[5] (3741:3741:3741) (3741:3741:3741))
        (PORT d[6] (2434:2434:2434) (2434:2434:2434))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (3252:3252:3252) (3252:3252:3252))
        (PORT d[9] (3143:3143:3143) (3143:3143:3143))
        (PORT d[10] (3602:3602:3602) (3602:3602:3602))
        (PORT d[11] (3549:3549:3549) (3549:3549:3549))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2975:2975:2975) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
        (PORT d[1] (2188:2188:2188) (2188:2188:2188))
        (PORT d[2] (1788:1788:1788) (1788:1788:1788))
        (PORT d[3] (2373:2373:2373) (2373:2373:2373))
        (PORT d[4] (2138:2138:2138) (2138:2138:2138))
        (PORT d[5] (2620:2620:2620) (2620:2620:2620))
        (PORT d[6] (1732:1732:1732) (1732:1732:1732))
        (PORT d[7] (3243:3243:3243) (3243:3243:3243))
        (PORT d[8] (2200:2200:2200) (2200:2200:2200))
        (PORT d[9] (3325:3325:3325) (3325:3325:3325))
        (PORT d[10] (2792:2792:2792) (2792:2792:2792))
        (PORT d[11] (1882:1882:1882) (1882:1882:1882))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2975:2975:2975) (2975:2975:2975))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2975:2975:2975) (2975:2975:2975))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2126:2126:2126) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2384:2384:2384))
        (PORT d[1] (2433:2433:2433) (2433:2433:2433))
        (PORT d[2] (1912:1912:1912) (1912:1912:1912))
        (PORT d[3] (2602:2602:2602) (2602:2602:2602))
        (PORT d[4] (1532:1532:1532) (1532:1532:1532))
        (PORT d[5] (3144:3144:3144) (3144:3144:3144))
        (PORT d[6] (1784:1784:1784) (1784:1784:1784))
        (PORT d[7] (3463:3463:3463) (3463:3463:3463))
        (PORT d[8] (2476:2476:2476) (2476:2476:2476))
        (PORT d[9] (4021:4021:4021) (4021:4021:4021))
        (PORT d[10] (3246:3246:3246) (3246:3246:3246))
        (PORT d[11] (2799:2799:2799) (2799:2799:2799))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2126:2126:2126) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2979:2979:2979) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2943:2943:2943))
        (PORT d[1] (2323:2323:2323) (2323:2323:2323))
        (PORT d[2] (2546:2546:2546) (2546:2546:2546))
        (PORT d[3] (2533:2533:2533) (2533:2533:2533))
        (PORT d[4] (2526:2526:2526) (2526:2526:2526))
        (PORT d[5] (2739:2739:2739) (2739:2739:2739))
        (PORT d[6] (2920:2920:2920) (2920:2920:2920))
        (PORT d[7] (2652:2652:2652) (2652:2652:2652))
        (PORT d[8] (3136:3136:3136) (3136:3136:3136))
        (PORT d[9] (2109:2109:2109) (2109:2109:2109))
        (PORT d[10] (3303:3303:3303) (3303:3303:3303))
        (PORT d[11] (2877:2877:2877) (2877:2877:2877))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2979:2979:2979) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2979:2979:2979) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1823:1823:1823) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (876:876:876) (876:876:876))
        (PORT d[1] (1761:1761:1761) (1761:1761:1761))
        (PORT d[2] (1097:1097:1097) (1097:1097:1097))
        (PORT d[3] (1337:1337:1337) (1337:1337:1337))
        (PORT d[4] (1630:1630:1630) (1630:1630:1630))
        (PORT d[5] (1241:1241:1241) (1241:1241:1241))
        (PORT d[6] (1216:1216:1216) (1216:1216:1216))
        (PORT d[7] (768:768:768) (768:768:768))
        (PORT d[8] (1257:1257:1257) (1257:1257:1257))
        (PORT d[9] (1558:1558:1558) (1558:1558:1558))
        (PORT d[10] (1420:1420:1420) (1420:1420:1420))
        (PORT d[11] (2349:2349:2349) (2349:2349:2349))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (1823:1823:1823) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (1823:1823:1823) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (2541:2541:2541) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3161:3161:3161))
        (PORT d[1] (3308:3308:3308) (3308:3308:3308))
        (PORT d[2] (3073:3073:3073) (3073:3073:3073))
        (PORT d[3] (3619:3619:3619) (3619:3619:3619))
        (PORT d[4] (3356:3356:3356) (3356:3356:3356))
        (PORT d[5] (2983:2983:2983) (2983:2983:2983))
        (PORT d[6] (3151:3151:3151) (3151:3151:3151))
        (PORT d[7] (3773:3773:3773) (3773:3773:3773))
        (PORT d[8] (3184:3184:3184) (3184:3184:3184))
        (PORT d[9] (3358:3358:3358) (3358:3358:3358))
        (PORT d[10] (2799:2799:2799) (2799:2799:2799))
        (PORT d[11] (2866:2866:2866) (2866:2866:2866))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT ena (2541:2541:2541) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
        (PORT d[0] (2541:2541:2541) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2272:2272:2272))
        (PORT d[1] (2433:2433:2433) (2433:2433:2433))
        (PORT d[2] (2663:2663:2663) (2663:2663:2663))
        (PORT d[3] (2849:2849:2849) (2849:2849:2849))
        (PORT d[4] (2474:2474:2474) (2474:2474:2474))
        (PORT d[5] (2390:2390:2390) (2390:2390:2390))
        (PORT d[6] (2456:2456:2456) (2456:2456:2456))
        (PORT d[7] (2760:2760:2760) (2760:2760:2760))
        (PORT d[8] (2735:2735:2735) (2735:2735:2735))
        (PORT d[9] (3511:3511:3511) (3511:3511:3511))
        (PORT d[10] (2288:2288:2288) (2288:2288:2288))
        (PORT d[11] (2280:2280:2280) (2280:2280:2280))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2150:2150:2150) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3445:3445:3445) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3231:3231:3231))
        (PORT d[1] (3806:3806:3806) (3806:3806:3806))
        (PORT d[2] (3480:3480:3480) (3480:3480:3480))
        (PORT d[3] (4082:4082:4082) (4082:4082:4082))
        (PORT d[4] (3790:3790:3790) (3790:3790:3790))
        (PORT d[5] (3127:3127:3127) (3127:3127:3127))
        (PORT d[6] (3548:3548:3548) (3548:3548:3548))
        (PORT d[7] (4492:4492:4492) (4492:4492:4492))
        (PORT d[8] (4068:4068:4068) (4068:4068:4068))
        (PORT d[9] (3647:3647:3647) (3647:3647:3647))
        (PORT d[10] (3716:3716:3716) (3716:3716:3716))
        (PORT d[11] (3083:3083:3083) (3083:3083:3083))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3445:3445:3445) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT d[0] (3445:3445:3445) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a455\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3322:3322:3322) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3285:3285:3285))
        (PORT d[1] (2918:2918:2918) (2918:2918:2918))
        (PORT d[2] (2484:2484:2484) (2484:2484:2484))
        (PORT d[3] (3254:3254:3254) (3254:3254:3254))
        (PORT d[4] (2381:2381:2381) (2381:2381:2381))
        (PORT d[5] (2968:2968:2968) (2968:2968:2968))
        (PORT d[6] (2377:2377:2377) (2377:2377:2377))
        (PORT d[7] (2858:2858:2858) (2858:2858:2858))
        (PORT d[8] (2693:2693:2693) (2693:2693:2693))
        (PORT d[9] (3021:3021:3021) (3021:3021:3021))
        (PORT d[10] (3329:3329:3329) (3329:3329:3329))
        (PORT d[11] (3596:3596:3596) (3596:3596:3596))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3322:3322:3322) (3322:3322:3322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3322:3322:3322) (3322:3322:3322))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a325\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3114:3114:3114) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2904:2904:2904))
        (PORT d[1] (2617:2617:2617) (2617:2617:2617))
        (PORT d[2] (2659:2659:2659) (2659:2659:2659))
        (PORT d[3] (3044:3044:3044) (3044:3044:3044))
        (PORT d[4] (2415:2415:2415) (2415:2415:2415))
        (PORT d[5] (3268:3268:3268) (3268:3268:3268))
        (PORT d[6] (3364:3364:3364) (3364:3364:3364))
        (PORT d[7] (2916:2916:2916) (2916:2916:2916))
        (PORT d[8] (3659:3659:3659) (3659:3659:3659))
        (PORT d[9] (3202:3202:3202) (3202:3202:3202))
        (PORT d[10] (3290:3290:3290) (3290:3290:3290))
        (PORT d[11] (2955:2955:2955) (2955:2955:2955))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3114:3114:3114) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3114:3114:3114) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1689:1689:1689))
        (PORT datab (2002:2002:2002) (2002:2002:2002))
        (PORT datac (2403:2403:2403) (2403:2403:2403))
        (PORT datad (1468:1468:1468) (1468:1468:1468))
        (PORT dataf (2315:2315:2315) (2315:2315:2315))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2112:2112:2112) (2112:2112:2112))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1668:1668:1668) (1668:1668:1668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2409:2409:2409))
        (PORT datab (1866:1866:1866) (1866:1866:1866))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (272:272:272) (272:272:272))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (PORT adatasdata (1155:1155:1155) (1155:1155:1155))
        (PORT aclr (1909:1909:1909) (1909:1909:1909))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (969:969:969))
        (PORT datab (684:684:684) (684:684:684))
        (PORT datac (1442:1442:1442) (1442:1442:1442))
        (PORT datad (688:688:688) (688:688:688))
        (PORT datae (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (845:845:845))
        (PORT datab (1180:1180:1180) (1180:1180:1180))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (1065:1065:1065) (1065:1065:1065))
        (PORT datae (770:770:770) (770:770:770))
        (PORT dataf (659:659:659) (659:659:659))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1564:1564:1564))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (520:520:520) (520:520:520))
        (PORT dataf (486:486:486) (486:486:486))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w24_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1835:1835:1835) (1835:1835:1835))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (927:927:927) (927:927:927))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (913:913:913) (913:913:913))
        (PORT datae (824:824:824) (824:824:824))
        (PORT dataf (614:614:614) (614:614:614))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[26\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1666:1666:1666) (1666:1666:1666))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (1648:1648:1648) (1648:1648:1648))
        (PORT dataf (1531:1531:1531) (1531:1531:1531))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w26_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2100:2100:2100) (2100:2100:2100))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2316:2316:2316) (2316:2316:2316))
        (PORT datab (2414:2414:2414) (2414:2414:2414))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (338:338:338) (338:338:338))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1029:1029:1029) (1029:1029:1029))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1875:1875:1875) (1875:1875:1875))
        (PORT datab (1716:1716:1716) (1716:1716:1716))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[10\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (1222:1222:1222) (1222:1222:1222))
        (PORT datac (1454:1454:1454) (1454:1454:1454))
        (PORT datad (1794:1794:1794) (1794:1794:1794))
        (PORT dataf (1873:1873:1873) (1873:1873:1873))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2277:2277:2277))
        (PORT datab (2423:2423:2423) (2423:2423:2423))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (381:381:381) (381:381:381))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[13\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (909:909:909))
        (PORT datab (1620:1620:1620) (1620:1620:1620))
        (PORT datac (2577:2577:2577) (2577:2577:2577))
        (PORT datad (1785:1785:1785) (1785:1785:1785))
        (PORT dataf (1660:1660:1660) (1660:1660:1660))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2470:2470:2470) (2470:2470:2470))
        (PORT datab (2435:2435:2435) (2435:2435:2435))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1155:1155:1155) (1155:1155:1155))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1298:1298:1298))
        (PORT datab (1462:1462:1462) (1462:1462:1462))
        (PORT datac (574:574:574) (574:574:574))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (570:570:570) (570:570:570))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2473:2473:2473) (2473:2473:2473))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[5\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1691:1691:1691) (1691:1691:1691))
        (PORT datac (1595:1595:1595) (1595:1595:1595))
        (PORT datad (1642:1642:1642) (1642:1642:1642))
        (PORT datae (1026:1026:1026) (1026:1026:1026))
        (PORT dataf (1708:1708:1708) (1708:1708:1708))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2125:2125:2125) (2125:2125:2125))
        (PORT datab (2057:2057:2057) (2057:2057:2057))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2937:2937:2937))
        (PORT d[1] (3007:3007:3007) (3007:3007:3007))
        (PORT d[2] (3738:3738:3738) (3738:3738:3738))
        (PORT d[3] (4009:4009:4009) (4009:4009:4009))
        (PORT d[4] (2937:2937:2937) (2937:2937:2937))
        (PORT d[5] (2645:2645:2645) (2645:2645:2645))
        (PORT d[6] (3099:3099:3099) (3099:3099:3099))
        (PORT d[7] (4331:4331:4331) (4331:4331:4331))
        (PORT d[8] (3789:3789:3789) (3789:3789:3789))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3528:3528:3528))
        (PORT d[1] (3124:3124:3124) (3124:3124:3124))
        (PORT d[2] (3890:3890:3890) (3890:3890:3890))
        (PORT d[3] (3322:3322:3322) (3322:3322:3322))
        (PORT d[4] (3768:3768:3768) (3768:3768:3768))
        (PORT d[5] (3306:3306:3306) (3306:3306:3306))
        (PORT d[6] (2760:2760:2760) (2760:2760:2760))
        (PORT d[7] (4451:4451:4451) (4451:4451:4451))
        (PORT d[8] (2952:2952:2952) (2952:2952:2952))
        (PORT d[9] (4160:4160:4160) (4160:4160:4160))
        (PORT d[10] (3934:3934:3934) (3934:3934:3934))
        (PORT d[11] (3939:3939:3939) (3939:3939:3939))
        (PORT d[12] (4005:4005:4005) (4005:4005:4005))
        (PORT d[13] (3982:3982:3982) (3982:3982:3982))
        (PORT d[14] (3098:3098:3098) (3098:3098:3098))
        (PORT d[15] (3326:3326:3326) (3326:3326:3326))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3058:3058:3058))
        (PORT clk (1965:1965:1965) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1214:1214:1214) (1214:1214:1214))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1890:1890:1890) (1890:1890:1890))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (1739:1739:1739) (1739:1739:1739))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[4\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2065:2065:2065))
        (PORT datab (1306:1306:1306) (1306:1306:1306))
        (PORT datac (1633:1633:1633) (1633:1633:1633))
        (PORT datad (1060:1060:1060) (1060:1060:1060))
        (PORT dataf (1506:1506:1506) (1506:1506:1506))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2239:2239:2239))
        (PORT datab (1719:1719:1719) (1719:1719:1719))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1950:1950:1950) (1950:1950:1950))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2027:2027:2027))
        (PORT datab (2296:2296:2296) (2296:2296:2296))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (533:533:533) (533:533:533))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (555:555:555) (555:555:555))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1197:1197:1197) (1197:1197:1197))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1171:1171:1171) (1171:1171:1171))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2269:2269:2269) (2269:2269:2269))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1576:1576:1576) (1576:1576:1576))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1424:1424:1424) (1424:1424:1424))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1657:1657:1657))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (2283:2283:2283) (2283:2283:2283))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[14\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1711:1711:1711))
        (PORT datab (1344:1344:1344) (1344:1344:1344))
        (PORT datac (2427:2427:2427) (2427:2427:2427))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (PORT dataf (1301:1301:1301) (1301:1301:1301))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (807:807:807) (807:807:807))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datac (367:367:367) (367:367:367))
        (PORT dataf (710:710:710) (710:710:710))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datad (1142:1142:1142) (1142:1142:1142))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (3034:3034:3034) (3034:3034:3034))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (829:829:829) (829:829:829))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2561:2561:2561) (2561:2561:2561))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2676:2676:2676) (2676:2676:2676))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2963:2963:2963) (2963:2963:2963))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (2377:2377:2377) (2377:2377:2377))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (673:673:673) (673:673:673))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (3112:3112:3112) (3112:3112:3112))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~387\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (759:759:759))
        (PORT datad (858:858:858) (858:858:858))
        (PORT datae (920:920:920) (920:920:920))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst2\|inst\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1481:1481:1481) (1481:1481:1481))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (866:866:866) (866:866:866))
        (PORT dataf (1071:1071:1071) (1071:1071:1071))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~392\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datac (1629:1629:1629) (1629:1629:1629))
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\CLK\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE \\CLK\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (360:360:360) (360:360:360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE \\CLK\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (89:89:89) (89:89:89))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (51:51:51))
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\INT\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (858:858:858) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\RESET\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (894:894:894) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_clkctrl")
    (INSTANCE \\RESET\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (360:360:360) (360:360:360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ena_reg")
    (INSTANCE \\RESET\~clkctrl\\.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (89:89:89) (89:89:89))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (51:51:51))
      (HOLD d (posedge clk) (51:51:51))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4273w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1398:1398:1398) (1398:1398:1398))
        (PORT datac (1331:1331:1331) (1331:1331:1331))
        (PORT datad (1348:1348:1348) (1348:1348:1348))
        (PORT dataf (1364:1364:1364) (1364:1364:1364))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (PORT ena (2953:2953:2953) (2953:2953:2953))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4263w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1312:1312:1312))
        (PORT datac (1402:1402:1402) (1402:1402:1402))
        (PORT datad (1310:1310:1310) (1310:1310:1310))
        (PORT dataf (1269:1269:1269) (1269:1269:1269))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (657:657:657))
        (PORT dataf (2194:2194:2194) (2194:2194:2194))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4383w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1386:1386:1386) (1386:1386:1386))
        (PORT datac (1385:1385:1385) (1385:1385:1385))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (PORT dataf (1265:1265:1265) (1265:1265:1265))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst\|inst3\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (957:957:957) (957:957:957))
        (PORT dataf (850:850:850) (850:850:850))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4393w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (377:377:377) (377:377:377))
        (PORT dataf (253:253:253) (253:253:253))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4243w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1314:1314:1314))
        (PORT datac (1405:1405:1405) (1405:1405:1405))
        (PORT datad (1311:1311:1311) (1311:1311:1311))
        (PORT dataf (1271:1271:1271) (1271:1271:1271))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2446:2446:2446) (2446:2446:2446))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2446:2446:2446) (2446:2446:2446))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4226w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1395:1395:1395))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT datad (1310:1310:1310) (1310:1310:1310))
        (PORT dataf (1367:1367:1367) (1367:1367:1367))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3238:3238:3238) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3242:3242:3242))
        (PORT d[1] (2705:2705:2705) (2705:2705:2705))
        (PORT d[2] (2259:2259:2259) (2259:2259:2259))
        (PORT d[3] (2596:2596:2596) (2596:2596:2596))
        (PORT d[4] (2675:2675:2675) (2675:2675:2675))
        (PORT d[5] (3524:3524:3524) (3524:3524:3524))
        (PORT d[6] (2060:2060:2060) (2060:2060:2060))
        (PORT d[7] (3017:3017:3017) (3017:3017:3017))
        (PORT d[8] (2501:2501:2501) (2501:2501:2501))
        (PORT d[9] (2803:2803:2803) (2803:2803:2803))
        (PORT d[10] (2456:2456:2456) (2456:2456:2456))
        (PORT d[11] (3252:3252:3252) (3252:3252:3252))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3238:3238:3238) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3238:3238:3238) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2495:2495:2495) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
        (PORT d[1] (2439:2439:2439) (2439:2439:2439))
        (PORT d[2] (2272:2272:2272) (2272:2272:2272))
        (PORT d[3] (3376:3376:3376) (3376:3376:3376))
        (PORT d[4] (2089:2089:2089) (2089:2089:2089))
        (PORT d[5] (2606:2606:2606) (2606:2606:2606))
        (PORT d[6] (2773:2773:2773) (2773:2773:2773))
        (PORT d[7] (2659:2659:2659) (2659:2659:2659))
        (PORT d[8] (2693:2693:2693) (2693:2693:2693))
        (PORT d[9] (3242:3242:3242) (3242:3242:3242))
        (PORT d[10] (2695:2695:2695) (2695:2695:2695))
        (PORT d[11] (3175:3175:3175) (3175:3175:3175))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2495:2495:2495) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (2729:2729:2729) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2551:2551:2551))
        (PORT d[1] (2308:2308:2308) (2308:2308:2308))
        (PORT d[2] (1746:1746:1746) (1746:1746:1746))
        (PORT d[3] (2292:2292:2292) (2292:2292:2292))
        (PORT d[4] (1737:1737:1737) (1737:1737:1737))
        (PORT d[5] (2190:2190:2190) (2190:2190:2190))
        (PORT d[6] (2255:2255:2255) (2255:2255:2255))
        (PORT d[7] (3602:3602:3602) (3602:3602:3602))
        (PORT d[8] (2892:2892:2892) (2892:2892:2892))
        (PORT d[9] (2928:2928:2928) (2928:2928:2928))
        (PORT d[10] (3151:3151:3151) (3151:3151:3151))
        (PORT d[11] (1823:1823:1823) (1823:1823:1823))
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (2729:2729:2729) (2729:2729:2729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT d[0] (2729:2729:2729) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4253w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1391:1391:1391) (1391:1391:1391))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (PORT dataf (1338:1338:1338) (1338:1338:1338))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3186:3186:3186) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3309:3309:3309))
        (PORT d[1] (3906:3906:3906) (3906:3906:3906))
        (PORT d[2] (3131:3131:3131) (3131:3131:3131))
        (PORT d[3] (3145:3145:3145) (3145:3145:3145))
        (PORT d[4] (3027:3027:3027) (3027:3027:3027))
        (PORT d[5] (4344:4344:4344) (4344:4344:4344))
        (PORT d[6] (3401:3401:3401) (3401:3401:3401))
        (PORT d[7] (3218:3218:3218) (3218:3218:3218))
        (PORT d[8] (3586:3586:3586) (3586:3586:3586))
        (PORT d[9] (2999:2999:2999) (2999:2999:2999))
        (PORT d[10] (3802:3802:3802) (3802:3802:3802))
        (PORT d[11] (3284:3284:3284) (3284:3284:3284))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3186:3186:3186) (3186:3186:3186))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3186:3186:3186) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2112:2112:2112))
        (PORT datab (1234:1234:1234) (1234:1234:1234))
        (PORT datac (1996:1996:1996) (1996:1996:1996))
        (PORT datad (1213:1213:1213) (1213:1213:1213))
        (PORT datae (1330:1330:1330) (1330:1330:1330))
        (PORT dataf (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4293w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1315:1315:1315) (1315:1315:1315))
        (PORT datac (1372:1372:1372) (1372:1372:1372))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (PORT dataf (1347:1347:1347) (1347:1347:1347))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2692:2692:2692) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2923:2923:2923))
        (PORT d[1] (2677:2677:2677) (2677:2677:2677))
        (PORT d[2] (2373:2373:2373) (2373:2373:2373))
        (PORT d[3] (2798:2798:2798) (2798:2798:2798))
        (PORT d[4] (2216:2216:2216) (2216:2216:2216))
        (PORT d[5] (2786:2786:2786) (2786:2786:2786))
        (PORT d[6] (2746:2746:2746) (2746:2746:2746))
        (PORT d[7] (2577:2577:2577) (2577:2577:2577))
        (PORT d[8] (3476:3476:3476) (3476:3476:3476))
        (PORT d[9] (2096:2096:2096) (2096:2096:2096))
        (PORT d[10] (3148:3148:3148) (3148:3148:3148))
        (PORT d[11] (2532:2532:2532) (2532:2532:2532))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2692:2692:2692) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (2692:2692:2692) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2608:2608:2608) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3104:3104:3104))
        (PORT d[1] (2320:2320:2320) (2320:2320:2320))
        (PORT d[2] (2642:2642:2642) (2642:2642:2642))
        (PORT d[3] (2781:2781:2781) (2781:2781:2781))
        (PORT d[4] (2302:2302:2302) (2302:2302:2302))
        (PORT d[5] (3112:3112:3112) (3112:3112:3112))
        (PORT d[6] (2682:2682:2682) (2682:2682:2682))
        (PORT d[7] (2592:2592:2592) (2592:2592:2592))
        (PORT d[8] (2908:2908:2908) (2908:2908:2908))
        (PORT d[9] (2397:2397:2397) (2397:2397:2397))
        (PORT d[10] (2840:2840:2840) (2840:2840:2840))
        (PORT d[11] (2877:2877:2877) (2877:2877:2877))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2608:2608:2608) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2608:2608:2608) (2608:2608:2608))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4303w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1386:1386:1386) (1386:1386:1386))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (PORT dataf (1347:1347:1347) (1347:1347:1347))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3688:3688:3688))
        (PORT d[1] (2654:2654:2654) (2654:2654:2654))
        (PORT d[2] (2594:2594:2594) (2594:2594:2594))
        (PORT d[3] (2445:2445:2445) (2445:2445:2445))
        (PORT d[4] (2618:2618:2618) (2618:2618:2618))
        (PORT d[5] (3175:3175:3175) (3175:3175:3175))
        (PORT d[6] (2394:2394:2394) (2394:2394:2394))
        (PORT d[7] (2653:2653:2653) (2653:2653:2653))
        (PORT d[8] (2564:2564:2564) (2564:2564:2564))
        (PORT d[9] (2450:2450:2450) (2450:2450:2450))
        (PORT d[10] (2505:2505:2505) (2505:2505:2505))
        (PORT d[11] (3202:3202:3202) (3202:3202:3202))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2343:2343:2343) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4283w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datac (440:440:440) (440:440:440))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2887:2887:2887))
        (PORT d[1] (3749:3749:3749) (3749:3749:3749))
        (PORT d[2] (3384:3384:3384) (3384:3384:3384))
        (PORT d[3] (3312:3312:3312) (3312:3312:3312))
        (PORT d[4] (2836:2836:2836) (2836:2836:2836))
        (PORT d[5] (3591:3591:3591) (3591:3591:3591))
        (PORT d[6] (3362:3362:3362) (3362:3362:3362))
        (PORT d[7] (3087:3087:3087) (3087:3087:3087))
        (PORT d[8] (4045:4045:4045) (4045:4045:4045))
        (PORT d[9] (2628:2628:2628) (2628:2628:2628))
        (PORT d[10] (3925:3925:3925) (3925:3925:3925))
        (PORT d[11] (3307:3307:3307) (3307:3307:3307))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3448:3448:3448) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2016:2016:2016))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (2095:2095:2095) (2095:2095:2095))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (PORT datae (1070:1070:1070) (1070:1070:1070))
        (PORT dataf (1619:1619:1619) (1619:1619:1619))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4322w\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1400:1400:1400) (1400:1400:1400))
        (PORT datac (1404:1404:1404) (1404:1404:1404))
        (PORT datad (1351:1351:1351) (1351:1351:1351))
        (PORT dataf (1270:1270:1270) (1270:1270:1270))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2753:2753:2753) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2537:2537:2537))
        (PORT d[1] (2069:2069:2069) (2069:2069:2069))
        (PORT d[2] (1435:1435:1435) (1435:1435:1435))
        (PORT d[3] (2267:2267:2267) (2267:2267:2267))
        (PORT d[4] (1443:1443:1443) (1443:1443:1443))
        (PORT d[5] (2210:2210:2210) (2210:2210:2210))
        (PORT d[6] (2238:2238:2238) (2238:2238:2238))
        (PORT d[7] (3908:3908:3908) (3908:3908:3908))
        (PORT d[8] (2296:2296:2296) (2296:2296:2296))
        (PORT d[9] (3498:3498:3498) (3498:3498:3498))
        (PORT d[10] (3463:3463:3463) (3463:3463:3463))
        (PORT d[11] (1886:1886:1886) (1886:1886:1886))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2753:2753:2753) (2753:2753:2753))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (2753:2753:2753) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4353w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1315:1315:1315) (1315:1315:1315))
        (PORT datac (1338:1338:1338) (1338:1338:1338))
        (PORT datad (1360:1360:1360) (1360:1360:1360))
        (PORT dataf (1349:1349:1349) (1349:1349:1349))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2726:2726:2726) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2920:2920:2920))
        (PORT d[1] (3055:3055:3055) (3055:3055:3055))
        (PORT d[2] (1919:1919:1919) (1919:1919:1919))
        (PORT d[3] (2014:2014:2014) (2014:2014:2014))
        (PORT d[4] (3018:3018:3018) (3018:3018:3018))
        (PORT d[5] (2180:2180:2180) (2180:2180:2180))
        (PORT d[6] (2381:2381:2381) (2381:2381:2381))
        (PORT d[7] (3379:3379:3379) (3379:3379:3379))
        (PORT d[8] (2538:2538:2538) (2538:2538:2538))
        (PORT d[9] (3112:3112:3112) (3112:3112:3112))
        (PORT d[10] (2806:2806:2806) (2806:2806:2806))
        (PORT d[11] (1944:1944:1944) (1944:1944:1944))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2726:2726:2726) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2726:2726:2726) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4333w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1400:1400:1400) (1400:1400:1400))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (1350:1350:1350) (1350:1350:1350))
        (PORT dataf (1367:1367:1367) (1367:1367:1367))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3447:3447:3447) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3340:3340:3340))
        (PORT d[1] (3594:3594:3594) (3594:3594:3594))
        (PORT d[2] (3444:3444:3444) (3444:3444:3444))
        (PORT d[3] (3436:3436:3436) (3436:3436:3436))
        (PORT d[4] (3959:3959:3959) (3959:3959:3959))
        (PORT d[5] (4552:4552:4552) (4552:4552:4552))
        (PORT d[6] (3423:3423:3423) (3423:3423:3423))
        (PORT d[7] (3229:3229:3229) (3229:3229:3229))
        (PORT d[8] (4566:4566:4566) (4566:4566:4566))
        (PORT d[9] (3034:3034:3034) (3034:3034:3034))
        (PORT d[10] (4105:4105:4105) (4105:4105:4105))
        (PORT d[11] (3486:3486:3486) (3486:3486:3486))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3447:3447:3447) (3447:3447:3447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3447:3447:3447) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a299\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4343w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1395:1395:1395))
        (PORT datac (1396:1396:1396) (1396:1396:1396))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (PORT dataf (1268:1268:1268) (1268:1268:1268))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3344:3344:3344) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3785:3785:3785))
        (PORT d[1] (2995:2995:2995) (2995:2995:2995))
        (PORT d[2] (3402:3402:3402) (3402:3402:3402))
        (PORT d[3] (3622:3622:3622) (3622:3622:3622))
        (PORT d[4] (3135:3135:3135) (3135:3135:3135))
        (PORT d[5] (4280:4280:4280) (4280:4280:4280))
        (PORT d[6] (3182:3182:3182) (3182:3182:3182))
        (PORT d[7] (3312:3312:3312) (3312:3312:3312))
        (PORT d[8] (3427:3427:3427) (3427:3427:3427))
        (PORT d[9] (2939:2939:2939) (2939:2939:2939))
        (PORT d[10] (3334:3334:3334) (3334:3334:3334))
        (PORT d[11] (3224:3224:3224) (3224:3224:3224))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3344:3344:3344) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (3344:3344:3344) (3344:3344:3344))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2009:2009:2009))
        (PORT datab (1930:1930:1930) (1930:1930:1930))
        (PORT datac (2099:2099:2099) (2099:2099:2099))
        (PORT datad (1519:1519:1519) (1519:1519:1519))
        (PORT datae (2118:2118:2118) (2118:2118:2118))
        (PORT dataf (1932:1932:1932) (1932:1932:1932))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4363w\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1395:1395:1395))
        (PORT datac (1293:1293:1293) (1293:1293:1293))
        (PORT datad (1294:1294:1294) (1294:1294:1294))
        (PORT dataf (1358:1358:1358) (1358:1358:1358))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2299:2299:2299))
        (PORT d[1] (2113:2113:2113) (2113:2113:2113))
        (PORT d[2] (1776:1776:1776) (1776:1776:1776))
        (PORT d[3] (2425:2425:2425) (2425:2425:2425))
        (PORT d[4] (2546:2546:2546) (2546:2546:2546))
        (PORT d[5] (2683:2683:2683) (2683:2683:2683))
        (PORT d[6] (2210:2210:2210) (2210:2210:2210))
        (PORT d[7] (3529:3529:3529) (3529:3529:3529))
        (PORT d[8] (3486:3486:3486) (3486:3486:3486))
        (PORT d[9] (3734:3734:3734) (3734:3734:3734))
        (PORT d[10] (3128:3128:3128) (3128:3128:3128))
        (PORT d[11] (2416:2416:2416) (2416:2416:2416))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (2668:2668:2668) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|deep_decode\|w_anode4373w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (1305:1305:1305) (1305:1305:1305))
        (PORT dataf (1354:1354:1354) (1354:1354:1354))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2698:2698:2698) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
        (PORT d[1] (2037:2037:2037) (2037:2037:2037))
        (PORT d[2] (2598:2598:2598) (2598:2598:2598))
        (PORT d[3] (2842:2842:2842) (2842:2842:2842))
        (PORT d[4] (2470:2470:2470) (2470:2470:2470))
        (PORT d[5] (2607:2607:2607) (2607:2607:2607))
        (PORT d[6] (2873:2873:2873) (2873:2873:2873))
        (PORT d[7] (2674:2674:2674) (2674:2674:2674))
        (PORT d[8] (2704:2704:2704) (2704:2704:2704))
        (PORT d[9] (2327:2327:2327) (2327:2327:2327))
        (PORT d[10] (2822:2822:2822) (2822:2822:2822))
        (PORT d[11] (3067:3067:3067) (3067:3067:3067))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2698:2698:2698) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2698:2698:2698) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a427\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2327:2327:2327))
        (PORT d[1] (2137:2137:2137) (2137:2137:2137))
        (PORT d[2] (2152:2152:2152) (2152:2152:2152))
        (PORT d[3] (2705:2705:2705) (2705:2705:2705))
        (PORT d[4] (1951:1951:1951) (1951:1951:1951))
        (PORT d[5] (2420:2420:2420) (2420:2420:2420))
        (PORT d[6] (2236:2236:2236) (2236:2236:2236))
        (PORT d[7] (3571:3571:3571) (3571:3571:3571))
        (PORT d[8] (3554:3554:3554) (3554:3554:3554))
        (PORT d[9] (3724:3724:3724) (3724:3724:3724))
        (PORT d[10] (3126:3126:3126) (3126:3126:3126))
        (PORT d[11] (2400:2400:2400) (2400:2400:2400))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2701:2701:2701) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a459\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (3992:3992:3992) (3992:3992:3992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4022:4022:4022))
        (PORT d[1] (3545:3545:3545) (3545:3545:3545))
        (PORT d[2] (4083:4083:4083) (4083:4083:4083))
        (PORT d[3] (3952:3952:3952) (3952:3952:3952))
        (PORT d[4] (3777:3777:3777) (3777:3777:3777))
        (PORT d[5] (4850:4850:4850) (4850:4850:4850))
        (PORT d[6] (3746:3746:3746) (3746:3746:3746))
        (PORT d[7] (3726:3726:3726) (3726:3726:3726))
        (PORT d[8] (3995:3995:3995) (3995:3995:3995))
        (PORT d[9] (3642:3642:3642) (3642:3642:3642))
        (PORT d[10] (4641:4641:4641) (4641:4641:4641))
        (PORT d[11] (4035:4035:4035) (4035:4035:4035))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (3992:3992:3992) (3992:3992:3992))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (3992:3992:3992) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a491\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2014:2014:2014))
        (PORT datab (1943:1943:1943) (1943:1943:1943))
        (PORT datac (764:764:764) (764:764:764))
        (PORT datad (2096:2096:2096) (2096:2096:2096))
        (PORT datae (1872:1872:1872) (1872:1872:1872))
        (PORT dataf (2601:2601:2601) (2601:2601:2601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1238:1238:1238))
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2478:2478:2478) (2478:2478:2478))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2438:2438:2438) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1325:1325:1325))
        (PORT d[1] (1240:1240:1240) (1240:1240:1240))
        (PORT d[2] (769:769:769) (769:769:769))
        (PORT d[3] (721:721:721) (721:721:721))
        (PORT d[4] (1691:1691:1691) (1691:1691:1691))
        (PORT d[5] (1557:1557:1557) (1557:1557:1557))
        (PORT d[6] (2122:2122:2122) (2122:2122:2122))
        (PORT d[7] (1064:1064:1064) (1064:1064:1064))
        (PORT d[8] (1168:1168:1168) (1168:1168:1168))
        (PORT d[9] (1340:1340:1340) (1340:1340:1340))
        (PORT d[10] (1442:1442:1442) (1442:1442:1442))
        (PORT d[11] (1660:1660:1660) (1660:1660:1660))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2438:2438:2438) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2438:2438:2438) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3509:3509:3509) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2938:2938:2938))
        (PORT d[1] (3650:3650:3650) (3650:3650:3650))
        (PORT d[2] (4525:4525:4525) (4525:4525:4525))
        (PORT d[3] (4335:4335:4335) (4335:4335:4335))
        (PORT d[4] (4202:4202:4202) (4202:4202:4202))
        (PORT d[5] (2735:2735:2735) (2735:2735:2735))
        (PORT d[6] (3341:3341:3341) (3341:3341:3341))
        (PORT d[7] (3807:3807:3807) (3807:3807:3807))
        (PORT d[8] (3956:3956:3956) (3956:3956:3956))
        (PORT d[9] (2996:2996:2996) (2996:2996:2996))
        (PORT d[10] (2828:2828:2828) (2828:2828:2828))
        (PORT d[11] (4147:4147:4147) (4147:4147:4147))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3509:3509:3509) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3509:3509:3509) (3509:3509:3509))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2186:2186:2186))
        (PORT d[1] (3844:3844:3844) (3844:3844:3844))
        (PORT d[2] (5070:5070:5070) (5070:5070:5070))
        (PORT d[3] (3038:3038:3038) (3038:3038:3038))
        (PORT d[4] (3924:3924:3924) (3924:3924:3924))
        (PORT d[5] (4239:4239:4239) (4239:4239:4239))
        (PORT d[6] (4311:4311:4311) (4311:4311:4311))
        (PORT d[7] (2944:2944:2944) (2944:2944:2944))
        (PORT d[8] (3840:3840:3840) (3840:3840:3840))
        (PORT d[9] (2611:2611:2611) (2611:2611:2611))
        (PORT d[10] (3729:3729:3729) (3729:3729:3729))
        (PORT d[11] (1953:1953:1953) (1953:1953:1953))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a490\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2170:2170:2170) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3129:3129:3129))
        (PORT d[1] (3251:3251:3251) (3251:3251:3251))
        (PORT d[2] (2545:2545:2545) (2545:2545:2545))
        (PORT d[3] (3855:3855:3855) (3855:3855:3855))
        (PORT d[4] (3068:3068:3068) (3068:3068:3068))
        (PORT d[5] (2677:2677:2677) (2677:2677:2677))
        (PORT d[6] (3024:3024:3024) (3024:3024:3024))
        (PORT d[7] (3180:3180:3180) (3180:3180:3180))
        (PORT d[8] (3247:3247:3247) (3247:3247:3247))
        (PORT d[9] (2854:2854:2854) (2854:2854:2854))
        (PORT d[10] (3054:3054:3054) (3054:3054:3054))
        (PORT d[11] (2228:2228:2228) (2228:2228:2228))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2170:2170:2170) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (2170:2170:2170) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3103:3103:3103) (3103:3103:3103))
        (PORT datab (876:876:876) (876:876:876))
        (PORT datac (1923:1923:1923) (1923:1923:1923))
        (PORT datad (2788:2788:2788) (2788:2788:2788))
        (PORT datae (2000:2000:2000) (2000:2000:2000))
        (PORT dataf (2061:2061:2061) (2061:2061:2061))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1928:1928:1928))
        (PORT d[1] (1906:1906:1906) (1906:1906:1906))
        (PORT d[2] (3276:3276:3276) (3276:3276:3276))
        (PORT d[3] (1393:1393:1393) (1393:1393:1393))
        (PORT d[4] (2639:2639:2639) (2639:2639:2639))
        (PORT d[5] (1981:1981:1981) (1981:1981:1981))
        (PORT d[6] (1886:1886:1886) (1886:1886:1886))
        (PORT d[7] (1919:1919:1919) (1919:1919:1919))
        (PORT d[8] (3521:3521:3521) (3521:3521:3521))
        (PORT d[9] (1991:1991:1991) (1991:1991:1991))
        (PORT d[10] (1384:1384:1384) (1384:1384:1384))
        (PORT d[11] (2377:2377:2377) (2377:2377:2377))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2686:2686:2686) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2157:2157:2157))
        (PORT d[1] (2099:2099:2099) (2099:2099:2099))
        (PORT d[2] (3281:3281:3281) (3281:3281:3281))
        (PORT d[3] (2606:2606:2606) (2606:2606:2606))
        (PORT d[4] (2321:2321:2321) (2321:2321:2321))
        (PORT d[5] (1872:1872:1872) (1872:1872:1872))
        (PORT d[6] (2329:2329:2329) (2329:2329:2329))
        (PORT d[7] (1822:1822:1822) (1822:1822:1822))
        (PORT d[8] (3018:3018:3018) (3018:3018:3018))
        (PORT d[9] (2350:2350:2350) (2350:2350:2350))
        (PORT d[10] (1859:1859:1859) (1859:1859:1859))
        (PORT d[11] (2121:2121:2121) (2121:2121:2121))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2630:2630:2630) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2630:2630:2630) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a458\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2495:2495:2495) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1756:1756:1756))
        (PORT d[1] (1563:1563:1563) (1563:1563:1563))
        (PORT d[2] (2129:2129:2129) (2129:2129:2129))
        (PORT d[3] (1095:1095:1095) (1095:1095:1095))
        (PORT d[4] (2141:2141:2141) (2141:2141:2141))
        (PORT d[5] (2044:2044:2044) (2044:2044:2044))
        (PORT d[6] (1855:1855:1855) (1855:1855:1855))
        (PORT d[7] (1615:1615:1615) (1615:1615:1615))
        (PORT d[8] (3562:3562:3562) (3562:3562:3562))
        (PORT d[9] (1686:1686:1686) (1686:1686:1686))
        (PORT d[10] (1340:1340:1340) (1340:1340:1340))
        (PORT d[11] (2692:2692:2692) (2692:2692:2692))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2495:2495:2495) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3385:3385:3385) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2900:2900:2900))
        (PORT d[1] (3365:3365:3365) (3365:3365:3365))
        (PORT d[2] (4295:4295:4295) (4295:4295:4295))
        (PORT d[3] (4047:4047:4047) (4047:4047:4047))
        (PORT d[4] (4504:4504:4504) (4504:4504:4504))
        (PORT d[5] (2758:2758:2758) (2758:2758:2758))
        (PORT d[6] (3342:3342:3342) (3342:3342:3342))
        (PORT d[7] (4288:4288:4288) (4288:4288:4288))
        (PORT d[8] (3946:3946:3946) (3946:3946:3946))
        (PORT d[9] (2988:2988:2988) (2988:2988:2988))
        (PORT d[10] (3102:3102:3102) (3102:3102:3102))
        (PORT d[11] (4182:4182:4182) (4182:4182:4182))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (3385:3385:3385) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (3385:3385:3385) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2813:2813:2813) (2813:2813:2813))
        (PORT datab (1180:1180:1180) (1180:1180:1180))
        (PORT datac (1408:1408:1408) (1408:1408:1408))
        (PORT datad (3085:3085:3085) (3085:3085:3085))
        (PORT datae (1143:1143:1143) (1143:1143:1143))
        (PORT dataf (2219:2219:2219) (2219:2219:2219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2583:2583:2583) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1820:1820:1820))
        (PORT d[1] (4191:4191:4191) (4191:4191:4191))
        (PORT d[2] (4285:4285:4285) (4285:4285:4285))
        (PORT d[3] (3400:3400:3400) (3400:3400:3400))
        (PORT d[4] (3863:3863:3863) (3863:3863:3863))
        (PORT d[5] (4583:4583:4583) (4583:4583:4583))
        (PORT d[6] (4685:4685:4685) (4685:4685:4685))
        (PORT d[7] (3503:3503:3503) (3503:3503:3503))
        (PORT d[8] (3285:3285:3285) (3285:3285:3285))
        (PORT d[9] (2899:2899:2899) (2899:2899:2899))
        (PORT d[10] (3682:3682:3682) (3682:3682:3682))
        (PORT d[11] (1890:1890:1890) (1890:1890:1890))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2583:2583:2583) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2583:2583:2583) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2590:2590:2590))
        (PORT d[1] (4114:4114:4114) (4114:4114:4114))
        (PORT d[2] (4513:4513:4513) (4513:4513:4513))
        (PORT d[3] (3014:3014:3014) (3014:3014:3014))
        (PORT d[4] (3944:3944:3944) (3944:3944:3944))
        (PORT d[5] (4190:4190:4190) (4190:4190:4190))
        (PORT d[6] (4012:4012:4012) (4012:4012:4012))
        (PORT d[7] (2902:2902:2902) (2902:2902:2902))
        (PORT d[8] (3515:3515:3515) (3515:3515:3515))
        (PORT d[9] (4875:4875:4875) (4875:4875:4875))
        (PORT d[10] (3258:3258:3258) (3258:3258:3258))
        (PORT d[11] (2259:2259:2259) (2259:2259:2259))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a426\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3216:3216:3216) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2854:2854:2854))
        (PORT d[1] (3899:3899:3899) (3899:3899:3899))
        (PORT d[2] (2963:2963:2963) (2963:2963:2963))
        (PORT d[3] (3636:3636:3636) (3636:3636:3636))
        (PORT d[4] (3095:3095:3095) (3095:3095:3095))
        (PORT d[5] (2712:2712:2712) (2712:2712:2712))
        (PORT d[6] (3939:3939:3939) (3939:3939:3939))
        (PORT d[7] (3924:3924:3924) (3924:3924:3924))
        (PORT d[8] (3381:3381:3381) (3381:3381:3381))
        (PORT d[9] (2989:2989:2989) (2989:2989:2989))
        (PORT d[10] (2838:2838:2838) (2838:2838:2838))
        (PORT d[11] (2830:2830:2830) (2830:2830:2830))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3216:3216:3216) (3216:3216:3216))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3216:3216:3216) (3216:3216:3216))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (1333:1333:1333) (1333:1333:1333))
        (PORT datac (2102:2102:2102) (2102:2102:2102))
        (PORT datad (2786:2786:2786) (2786:2786:2786))
        (PORT datae (3046:3046:3046) (3046:3046:3046))
        (PORT dataf (2473:2473:2473) (2473:2473:2473))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2137:2137:2137) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1401:1401:1401))
        (PORT d[1] (1806:1806:1806) (1806:1806:1806))
        (PORT d[2] (1335:1335:1335) (1335:1335:1335))
        (PORT d[3] (1338:1338:1338) (1338:1338:1338))
        (PORT d[4] (1789:1789:1789) (1789:1789:1789))
        (PORT d[5] (1701:1701:1701) (1701:1701:1701))
        (PORT d[6] (1674:1674:1674) (1674:1674:1674))
        (PORT d[7] (1370:1370:1370) (1370:1370:1370))
        (PORT d[8] (1482:1482:1482) (1482:1482:1482))
        (PORT d[9] (1257:1257:1257) (1257:1257:1257))
        (PORT d[10] (1971:1971:1971) (1971:1971:1971))
        (PORT d[11] (2114:2114:2114) (2114:2114:2114))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2137:2137:2137) (2137:2137:2137))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2137:2137:2137) (2137:2137:2137))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2532:2532:2532) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1358:1358:1358))
        (PORT d[1] (1533:1533:1533) (1533:1533:1533))
        (PORT d[2] (2184:2184:2184) (2184:2184:2184))
        (PORT d[3] (1055:1055:1055) (1055:1055:1055))
        (PORT d[4] (2081:2081:2081) (2081:2081:2081))
        (PORT d[5] (2306:2306:2306) (2306:2306:2306))
        (PORT d[6] (1546:1546:1546) (1546:1546:1546))
        (PORT d[7] (1592:1592:1592) (1592:1592:1592))
        (PORT d[8] (1218:1218:1218) (1218:1218:1218))
        (PORT d[9] (1659:1659:1659) (1659:1659:1659))
        (PORT d[10] (1746:1746:1746) (1746:1746:1746))
        (PORT d[11] (2716:2716:2716) (2716:2716:2716))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2532:2532:2532) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2532:2532:2532) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (2455:2455:2455) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1726:1726:1726))
        (PORT d[1] (1760:1760:1760) (1760:1760:1760))
        (PORT d[2] (2189:2189:2189) (2189:2189:2189))
        (PORT d[3] (1291:1291:1291) (1291:1291:1291))
        (PORT d[4] (2260:2260:2260) (2260:2260:2260))
        (PORT d[5] (1799:1799:1799) (1799:1799:1799))
        (PORT d[6] (1548:1548:1548) (1548:1548:1548))
        (PORT d[7] (1751:1751:1751) (1751:1751:1751))
        (PORT d[8] (1790:1790:1790) (1790:1790:1790))
        (PORT d[9] (1627:1627:1627) (1627:1627:1627))
        (PORT d[10] (1612:1612:1612) (1612:1612:1612))
        (PORT d[11] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT ena (2455:2455:2455) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (PORT d[0] (2455:2455:2455) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3203:3203:3203) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2862:2862:2862))
        (PORT d[1] (3679:3679:3679) (3679:3679:3679))
        (PORT d[2] (4439:4439:4439) (4439:4439:4439))
        (PORT d[3] (4026:4026:4026) (4026:4026:4026))
        (PORT d[4] (4199:4199:4199) (4199:4199:4199))
        (PORT d[5] (2781:2781:2781) (2781:2781:2781))
        (PORT d[6] (3282:3282:3282) (3282:3282:3282))
        (PORT d[7] (3787:3787:3787) (3787:3787:3787))
        (PORT d[8] (3902:3902:3902) (3902:3902:3902))
        (PORT d[9] (2648:2648:2648) (2648:2648:2648))
        (PORT d[10] (3137:3137:3137) (3137:3137:3137))
        (PORT d[11] (4157:4157:4157) (4157:4157:4157))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3203:3203:3203) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3203:3203:3203) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3108:3108:3108) (3108:3108:3108))
        (PORT datab (807:807:807) (807:807:807))
        (PORT datac (2793:2793:2793) (2793:2793:2793))
        (PORT datad (879:879:879) (879:879:879))
        (PORT datae (1066:1066:1066) (1066:1066:1066))
        (PORT dataf (2048:2048:2048) (2048:2048:2048))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (950:950:950))
        (PORT datab (686:686:686) (686:686:686))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2715:2715:2715) (2715:2715:2715))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT adatasdata (545:545:545) (545:545:545))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (PORT ena (2760:2760:2760) (2760:2760:2760))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3309:3309:3309) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3278:3278:3278))
        (PORT d[1] (2895:2895:2895) (2895:2895:2895))
        (PORT d[2] (3361:3361:3361) (3361:3361:3361))
        (PORT d[3] (3380:3380:3380) (3380:3380:3380))
        (PORT d[4] (3290:3290:3290) (3290:3290:3290))
        (PORT d[5] (4193:4193:4193) (4193:4193:4193))
        (PORT d[6] (3296:3296:3296) (3296:3296:3296))
        (PORT d[7] (2927:2927:2927) (2927:2927:2927))
        (PORT d[8] (3977:3977:3977) (3977:3977:3977))
        (PORT d[9] (3686:3686:3686) (3686:3686:3686))
        (PORT d[10] (3104:3104:3104) (3104:3104:3104))
        (PORT d[11] (4287:4287:4287) (4287:4287:4287))
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3309:3309:3309) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d[0] (3309:3309:3309) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (2936:2936:2936) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2866:2866:2866))
        (PORT d[1] (2923:2923:2923) (2923:2923:2923))
        (PORT d[2] (3716:3716:3716) (3716:3716:3716))
        (PORT d[3] (3471:3471:3471) (3471:3471:3471))
        (PORT d[4] (2989:2989:2989) (2989:2989:2989))
        (PORT d[5] (3831:3831:3831) (3831:3831:3831))
        (PORT d[6] (2936:2936:2936) (2936:2936:2936))
        (PORT d[7] (3956:3956:3956) (3956:3956:3956))
        (PORT d[8] (3670:3670:3670) (3670:3670:3670))
        (PORT d[9] (3354:3354:3354) (3354:3354:3354))
        (PORT d[10] (3525:3525:3525) (3525:3525:3525))
        (PORT d[11] (3932:3932:3932) (3932:3932:3932))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (2936:2936:2936) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT d[0] (2936:2936:2936) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3731:3731:3731) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3565:3565:3565))
        (PORT d[1] (3143:3143:3143) (3143:3143:3143))
        (PORT d[2] (4267:4267:4267) (4267:4267:4267))
        (PORT d[3] (3417:3417:3417) (3417:3417:3417))
        (PORT d[4] (3390:3390:3390) (3390:3390:3390))
        (PORT d[5] (4314:4314:4314) (4314:4314:4314))
        (PORT d[6] (3221:3221:3221) (3221:3221:3221))
        (PORT d[7] (3522:3522:3522) (3522:3522:3522))
        (PORT d[8] (3674:3674:3674) (3674:3674:3674))
        (PORT d[9] (3173:3173:3173) (3173:3173:3173))
        (PORT d[10] (3606:3606:3606) (3606:3606:3606))
        (PORT d[11] (3519:3519:3519) (3519:3519:3519))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3731:3731:3731) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3731:3731:3731) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a488\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3453:3453:3453))
        (PORT d[1] (2840:2840:2840) (2840:2840:2840))
        (PORT d[2] (2827:2827:2827) (2827:2827:2827))
        (PORT d[3] (3639:3639:3639) (3639:3639:3639))
        (PORT d[4] (2562:2562:2562) (2562:2562:2562))
        (PORT d[5] (3450:3450:3450) (3450:3450:3450))
        (PORT d[6] (3442:3442:3442) (3442:3442:3442))
        (PORT d[7] (3350:3350:3350) (3350:3350:3350))
        (PORT d[8] (3427:3427:3427) (3427:3427:3427))
        (PORT d[9] (3114:3114:3114) (3114:3114:3114))
        (PORT d[10] (3418:3418:3418) (3418:3418:3418))
        (PORT d[11] (4372:4372:4372) (4372:4372:4372))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2899:2899:2899) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1050:1050:1050))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (2048:2048:2048) (2048:2048:2048))
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (PORT datae (1357:1357:1357) (1357:1357:1357))
        (PORT dataf (1791:1791:1791) (1791:1791:1791))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3650:3650:3650) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3640:3640:3640))
        (PORT d[1] (3460:3460:3460) (3460:3460:3460))
        (PORT d[2] (3744:3744:3744) (3744:3744:3744))
        (PORT d[3] (4126:4126:4126) (4126:4126:4126))
        (PORT d[4] (3481:3481:3481) (3481:3481:3481))
        (PORT d[5] (4908:4908:4908) (4908:4908:4908))
        (PORT d[6] (3855:3855:3855) (3855:3855:3855))
        (PORT d[7] (3536:3536:3536) (3536:3536:3536))
        (PORT d[8] (3845:3845:3845) (3845:3845:3845))
        (PORT d[9] (3326:3326:3326) (3326:3326:3326))
        (PORT d[10] (3454:3454:3454) (3454:3454:3454))
        (PORT d[11] (3736:3736:3736) (3736:3736:3736))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3650:3650:3650) (3650:3650:3650))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3650:3650:3650) (3650:3650:3650))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (2922:2922:2922) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2877:2877:2877))
        (PORT d[1] (2964:2964:2964) (2964:2964:2964))
        (PORT d[2] (3916:3916:3916) (3916:3916:3916))
        (PORT d[3] (3705:3705:3705) (3705:3705:3705))
        (PORT d[4] (2964:2964:2964) (2964:2964:2964))
        (PORT d[5] (3813:3813:3813) (3813:3813:3813))
        (PORT d[6] (2921:2921:2921) (2921:2921:2921))
        (PORT d[7] (3031:3031:3031) (3031:3031:3031))
        (PORT d[8] (3405:3405:3405) (3405:3405:3405))
        (PORT d[9] (2884:2884:2884) (2884:2884:2884))
        (PORT d[10] (3294:3294:3294) (3294:3294:3294))
        (PORT d[11] (3669:3669:3669) (3669:3669:3669))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (2922:2922:2922) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d[0] (2922:2922:2922) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a456\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2949:2949:2949) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3422:3422:3422))
        (PORT d[1] (2878:2878:2878) (2878:2878:2878))
        (PORT d[2] (3446:3446:3446) (3446:3446:3446))
        (PORT d[3] (3416:3416:3416) (3416:3416:3416))
        (PORT d[4] (2838:2838:2838) (2838:2838:2838))
        (PORT d[5] (3365:3365:3365) (3365:3365:3365))
        (PORT d[6] (3422:3422:3422) (3422:3422:3422))
        (PORT d[7] (3084:3084:3084) (3084:3084:3084))
        (PORT d[8] (3458:3458:3458) (3458:3458:3458))
        (PORT d[9] (3092:3092:3092) (3092:3092:3092))
        (PORT d[10] (3412:3412:3412) (3412:3412:3412))
        (PORT d[11] (4136:4136:4136) (4136:4136:4136))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2949:2949:2949) (2949:2949:2949))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2949:2949:2949) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3926:3926:3926))
        (PORT d[1] (3405:3405:3405) (3405:3405:3405))
        (PORT d[2] (3951:3951:3951) (3951:3951:3951))
        (PORT d[3] (3908:3908:3908) (3908:3908:3908))
        (PORT d[4] (3514:3514:3514) (3514:3514:3514))
        (PORT d[5] (4666:4666:4666) (4666:4666:4666))
        (PORT d[6] (3578:3578:3578) (3578:3578:3578))
        (PORT d[7] (3824:3824:3824) (3824:3824:3824))
        (PORT d[8] (4080:4080:4080) (4080:4080:4080))
        (PORT d[9] (3533:3533:3533) (3533:3533:3533))
        (PORT d[10] (4644:4644:4644) (4644:4644:4644))
        (PORT d[11] (3968:3968:3968) (3968:3968:3968))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3625:3625:3625) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1053:1053:1053))
        (PORT datab (2385:2385:2385) (2385:2385:2385))
        (PORT datac (1551:1551:1551) (1551:1551:1551))
        (PORT datad (2050:2050:2050) (2050:2050:2050))
        (PORT datae (1526:1526:1526) (1526:1526:1526))
        (PORT dataf (2113:2113:2113) (2113:2113:2113))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2871:2871:2871) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3167:3167:3167))
        (PORT d[1] (2770:2770:2770) (2770:2770:2770))
        (PORT d[2] (3409:3409:3409) (3409:3409:3409))
        (PORT d[3] (2568:2568:2568) (2568:2568:2568))
        (PORT d[4] (2427:2427:2427) (2427:2427:2427))
        (PORT d[5] (2577:2577:2577) (2577:2577:2577))
        (PORT d[6] (2318:2318:2318) (2318:2318:2318))
        (PORT d[7] (2930:2930:2930) (2930:2930:2930))
        (PORT d[8] (2667:2667:2667) (2667:2667:2667))
        (PORT d[9] (2939:2939:2939) (2939:2939:2939))
        (PORT d[10] (2815:2815:2815) (2815:2815:2815))
        (PORT d[11] (3273:3273:3273) (3273:3273:3273))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2871:2871:2871) (2871:2871:2871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2871:2871:2871) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3612:3612:3612) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3806:3806:3806))
        (PORT d[1] (3149:3149:3149) (3149:3149:3149))
        (PORT d[2] (3727:3727:3727) (3727:3727:3727))
        (PORT d[3] (3656:3656:3656) (3656:3656:3656))
        (PORT d[4] (3378:3378:3378) (3378:3378:3378))
        (PORT d[5] (4301:4301:4301) (4301:4301:4301))
        (PORT d[6] (3240:3240:3240) (3240:3240:3240))
        (PORT d[7] (3272:3272:3272) (3272:3272:3272))
        (PORT d[8] (3393:3393:3393) (3393:3393:3393))
        (PORT d[9] (2945:2945:2945) (2945:2945:2945))
        (PORT d[10] (3372:3372:3372) (3372:3372:3372))
        (PORT d[11] (3340:3340:3340) (3340:3340:3340))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3612:3612:3612) (3612:3612:3612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3612:3612:3612) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2715:2715:2715) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3035:3035:3035))
        (PORT d[1] (2373:2373:2373) (2373:2373:2373))
        (PORT d[2] (3039:3039:3039) (3039:3039:3039))
        (PORT d[3] (3184:3184:3184) (3184:3184:3184))
        (PORT d[4] (2122:2122:2122) (2122:2122:2122))
        (PORT d[5] (2909:2909:2909) (2909:2909:2909))
        (PORT d[6] (2652:2652:2652) (2652:2652:2652))
        (PORT d[7] (2840:2840:2840) (2840:2840:2840))
        (PORT d[8] (3236:3236:3236) (3236:3236:3236))
        (PORT d[9] (2583:2583:2583) (2583:2583:2583))
        (PORT d[10] (2734:2734:2734) (2734:2734:2734))
        (PORT d[11] (3130:3130:3130) (3130:3130:3130))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2715:2715:2715) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (2715:2715:2715) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3222:3222:3222) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (3583:3583:3583))
        (PORT d[1] (2863:2863:2863) (2863:2863:2863))
        (PORT d[2] (3319:3319:3319) (3319:3319:3319))
        (PORT d[3] (3389:3389:3389) (3389:3389:3389))
        (PORT d[4] (2888:2888:2888) (2888:2888:2888))
        (PORT d[5] (3341:3341:3341) (3341:3341:3341))
        (PORT d[6] (3318:3318:3318) (3318:3318:3318))
        (PORT d[7] (2989:2989:2989) (2989:2989:2989))
        (PORT d[8] (3468:3468:3468) (3468:3468:3468))
        (PORT d[9] (3751:3751:3751) (3751:3751:3751))
        (PORT d[10] (3087:3087:3087) (3087:3087:3087))
        (PORT d[11] (4307:4307:4307) (4307:4307:4307))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (3222:3222:3222) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (3222:3222:3222) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (1496:1496:1496) (1496:1496:1496))
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (840:840:840) (840:840:840))
        (PORT datae (2018:2018:2018) (2018:2018:2018))
        (PORT dataf (1380:1380:1380) (1380:1380:1380))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3210:3210:3210))
        (PORT d[1] (2618:2618:2618) (2618:2618:2618))
        (PORT d[2] (3702:3702:3702) (3702:3702:3702))
        (PORT d[3] (3489:3489:3489) (3489:3489:3489))
        (PORT d[4] (2956:2956:2956) (2956:2956:2956))
        (PORT d[5] (3893:3893:3893) (3893:3893:3893))
        (PORT d[6] (2955:2955:2955) (2955:2955:2955))
        (PORT d[7] (4250:4250:4250) (4250:4250:4250))
        (PORT d[8] (3563:3563:3563) (3563:3563:3563))
        (PORT d[9] (3421:3421:3421) (3421:3421:3421))
        (PORT d[10] (3416:3416:3416) (3416:3416:3416))
        (PORT d[11] (3953:3953:3953) (3953:3953:3953))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
        (PORT d[0] (3010:3010:3010) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3637:3637:3637))
        (PORT d[1] (2816:2816:2816) (2816:2816:2816))
        (PORT d[2] (3535:3535:3535) (3535:3535:3535))
        (PORT d[3] (3116:3116:3116) (3116:3116:3116))
        (PORT d[4] (2821:2821:2821) (2821:2821:2821))
        (PORT d[5] (2877:2877:2877) (2877:2877:2877))
        (PORT d[6] (2803:2803:2803) (2803:2803:2803))
        (PORT d[7] (2591:2591:2591) (2591:2591:2591))
        (PORT d[8] (2789:2789:2789) (2789:2789:2789))
        (PORT d[9] (3266:3266:3266) (3266:3266:3266))
        (PORT d[10] (2812:2812:2812) (2812:2812:2812))
        (PORT d[11] (4344:4344:4344) (4344:4344:4344))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a424\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3297:3297:3297) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3634:3634:3634))
        (PORT d[1] (3168:3168:3168) (3168:3168:3168))
        (PORT d[2] (3704:3704:3704) (3704:3704:3704))
        (PORT d[3] (3817:3817:3817) (3817:3817:3817))
        (PORT d[4] (3508:3508:3508) (3508:3508:3508))
        (PORT d[5] (4874:4874:4874) (4874:4874:4874))
        (PORT d[6] (3753:3753:3753) (3753:3753:3753))
        (PORT d[7] (3296:3296:3296) (3296:3296:3296))
        (PORT d[8] (3733:3733:3733) (3733:3733:3733))
        (PORT d[9] (3969:3969:3969) (3969:3969:3969))
        (PORT d[10] (3396:3396:3396) (3396:3396:3396))
        (PORT d[11] (3637:3637:3637) (3637:3637:3637))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3297:3297:3297) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3297:3297:3297) (3297:3297:3297))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3654:3654:3654) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3640:3640:3640))
        (PORT d[1] (3209:3209:3209) (3209:3209:3209))
        (PORT d[2] (3696:3696:3696) (3696:3696:3696))
        (PORT d[3] (3932:3932:3932) (3932:3932:3932))
        (PORT d[4] (3403:3403:3403) (3403:3403:3403))
        (PORT d[5] (4458:4458:4458) (4458:4458:4458))
        (PORT d[6] (3292:3292:3292) (3292:3292:3292))
        (PORT d[7] (4418:4418:4418) (4418:4418:4418))
        (PORT d[8] (3683:3683:3683) (3683:3683:3683))
        (PORT d[9] (3649:3649:3649) (3649:3649:3649))
        (PORT d[10] (4262:4262:4262) (4262:4262:4262))
        (PORT d[11] (4700:4700:4700) (4700:4700:4700))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3654:3654:3654) (3654:3654:3654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3654:3654:3654) (3654:3654:3654))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1352:1352:1352))
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (1642:1642:1642) (1642:1642:1642))
        (PORT datae (2321:2321:2321) (2321:2321:2321))
        (PORT dataf (2040:2040:2040) (2040:2040:2040))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3030:3030:3030) (3030:3030:3030))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (2936:2936:2936) (2936:2936:2936))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (3254:3254:3254) (3254:3254:3254))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2446:2446:2446) (2446:2446:2446))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3513:3513:3513) (3513:3513:3513))
        (PORT dataf (631:631:631) (631:631:631))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (646:646:646))
        (PORT dataf (2128:2128:2128) (2128:2128:2128))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (833:833:833))
        (PORT dataf (2124:2124:2124) (2124:2124:2124))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (882:882:882) (882:882:882))
        (PORT dataf (2596:2596:2596) (2596:2596:2596))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datac (3150:3150:3150) (3150:3150:3150))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2396:2396:2396) (2396:2396:2396))
        (PORT dataf (841:841:841) (841:841:841))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (438:438:438) (438:438:438))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (401:401:401) (401:401:401))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (130:130:130) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (632:632:632) (632:632:632))
        (PORT dataf (3412:3412:3412) (3412:3412:3412))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (854:854:854) (854:854:854))
        (PORT dataf (1716:1716:1716) (1716:1716:1716))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2737:2737:2737) (2737:2737:2737))
        (PORT dataf (483:483:483) (483:483:483))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (5513:5513:5513) (5513:5513:5513))
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (348:348:348) (348:348:348))
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|PCBUFFER\|combiner\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (5791:5791:5791) (5791:5791:5791))
        (PORT dataf (1660:1660:1660) (1660:1660:1660))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (544:544:544) (544:544:544))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3536:3536:3536) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3661:3661:3661))
        (PORT d[1] (3184:3184:3184) (3184:3184:3184))
        (PORT d[2] (3670:3670:3670) (3670:3670:3670))
        (PORT d[3] (3535:3535:3535) (3535:3535:3535))
        (PORT d[4] (3382:3382:3382) (3382:3382:3382))
        (PORT d[5] (4469:4469:4469) (4469:4469:4469))
        (PORT d[6] (3705:3705:3705) (3705:3705:3705))
        (PORT d[7] (4780:4780:4780) (4780:4780:4780))
        (PORT d[8] (3627:3627:3627) (3627:3627:3627))
        (PORT d[9] (4014:4014:4014) (4014:4014:4014))
        (PORT d[10] (3615:3615:3615) (3615:3615:3615))
        (PORT d[11] (4538:4538:4538) (4538:4538:4538))
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT ena (3536:3536:3536) (3536:3536:3536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2084:2084:2084) (2084:2084:2084))
        (PORT d[0] (3536:3536:3536) (3536:3536:3536))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3542:3542:3542))
        (PORT d[1] (3396:3396:3396) (3396:3396:3396))
        (PORT d[2] (2641:2641:2641) (2641:2641:2641))
        (PORT d[3] (2333:2333:2333) (2333:2333:2333))
        (PORT d[4] (1989:1989:1989) (1989:1989:1989))
        (PORT d[5] (3129:3129:3129) (3129:3129:3129))
        (PORT d[6] (2092:2092:2092) (2092:2092:2092))
        (PORT d[7] (3658:3658:3658) (3658:3658:3658))
        (PORT d[8] (2177:2177:2177) (2177:2177:2177))
        (PORT d[9] (3195:3195:3195) (3195:3195:3195))
        (PORT d[10] (2827:2827:2827) (2827:2827:2827))
        (PORT d[11] (3178:3178:3178) (3178:3178:3178))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2493:2493:2493) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3684:3684:3684))
        (PORT d[1] (2544:2544:2544) (2544:2544:2544))
        (PORT d[2] (3114:3114:3114) (3114:3114:3114))
        (PORT d[3] (3346:3346:3346) (3346:3346:3346))
        (PORT d[4] (2823:2823:2823) (2823:2823:2823))
        (PORT d[5] (3486:3486:3486) (3486:3486:3486))
        (PORT d[6] (2797:2797:2797) (2797:2797:2797))
        (PORT d[7] (3729:3729:3729) (3729:3729:3729))
        (PORT d[8] (3135:3135:3135) (3135:3135:3135))
        (PORT d[9] (3099:3099:3099) (3099:3099:3099))
        (PORT d[10] (3716:3716:3716) (3716:3716:3716))
        (PORT d[11] (4161:4161:4161) (4161:4161:4161))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2944:2944:2944) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2944:2944:2944) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3380:3380:3380) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3642:3642:3642))
        (PORT d[1] (3185:3185:3185) (3185:3185:3185))
        (PORT d[2] (3384:3384:3384) (3384:3384:3384))
        (PORT d[3] (3618:3618:3618) (3618:3618:3618))
        (PORT d[4] (3130:3130:3130) (3130:3130:3130))
        (PORT d[5] (3579:3579:3579) (3579:3579:3579))
        (PORT d[6] (3414:3414:3414) (3414:3414:3414))
        (PORT d[7] (4767:4767:4767) (4767:4767:4767))
        (PORT d[8] (4026:4026:4026) (4026:4026:4026))
        (PORT d[9] (3988:3988:3988) (3988:3988:3988))
        (PORT d[10] (3913:3913:3913) (3913:3913:3913))
        (PORT d[11] (4238:4238:4238) (4238:4238:4238))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3380:3380:3380) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (3380:3380:3380) (3380:3380:3380))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1649:1649:1649))
        (PORT datab (2126:2126:2126) (2126:2126:2126))
        (PORT datac (2077:2077:2077) (2077:2077:2077))
        (PORT datad (1242:1242:1242) (1242:1242:1242))
        (PORT datae (1529:1529:1529) (1529:1529:1529))
        (PORT dataf (2292:2292:2292) (2292:2292:2292))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3609:3609:3609))
        (PORT d[1] (3464:3464:3464) (3464:3464:3464))
        (PORT d[2] (3792:3792:3792) (3792:3792:3792))
        (PORT d[3] (3681:3681:3681) (3681:3681:3681))
        (PORT d[4] (3180:3180:3180) (3180:3180:3180))
        (PORT d[5] (4844:4844:4844) (4844:4844:4844))
        (PORT d[6] (3281:3281:3281) (3281:3281:3281))
        (PORT d[7] (3283:3283:3283) (3283:3283:3283))
        (PORT d[8] (3897:3897:3897) (3897:3897:3897))
        (PORT d[9] (3247:3247:3247) (3247:3247:3247))
        (PORT d[10] (3334:3334:3334) (3334:3334:3334))
        (PORT d[11] (3407:3407:3407) (3407:3407:3407))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3273:3273:3273) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3273:3273:3273) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3611:3611:3611))
        (PORT d[1] (2565:2565:2565) (2565:2565:2565))
        (PORT d[2] (3314:3314:3314) (3314:3314:3314))
        (PORT d[3] (3265:3265:3265) (3265:3265:3265))
        (PORT d[4] (2952:2952:2952) (2952:2952:2952))
        (PORT d[5] (4248:4248:4248) (4248:4248:4248))
        (PORT d[6] (3292:3292:3292) (3292:3292:3292))
        (PORT d[7] (2719:2719:2719) (2719:2719:2719))
        (PORT d[8] (3178:3178:3178) (3178:3178:3178))
        (PORT d[9] (2936:2936:2936) (2936:2936:2936))
        (PORT d[10] (2811:2811:2811) (2811:2811:2811))
        (PORT d[11] (4047:4047:4047) (4047:4047:4047))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a444\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (3280:3280:3280) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4022:4022:4022) (4022:4022:4022))
        (PORT d[1] (3060:3060:3060) (3060:3060:3060))
        (PORT d[2] (3619:3619:3619) (3619:3619:3619))
        (PORT d[3] (3886:3886:3886) (3886:3886:3886))
        (PORT d[4] (3338:3338:3338) (3338:3338:3338))
        (PORT d[5] (4160:4160:4160) (4160:4160:4160))
        (PORT d[6] (3974:3974:3974) (3974:3974:3974))
        (PORT d[7] (4506:4506:4506) (4506:4506:4506))
        (PORT d[8] (3818:3818:3818) (3818:3818:3818))
        (PORT d[9] (4349:4349:4349) (4349:4349:4349))
        (PORT d[10] (3551:3551:3551) (3551:3551:3551))
        (PORT d[11] (4603:4603:4603) (4603:4603:4603))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (3280:3280:3280) (3280:3280:3280))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (3280:3280:3280) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3778:3778:3778) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3997:3997:3997) (3997:3997:3997))
        (PORT d[1] (3260:3260:3260) (3260:3260:3260))
        (PORT d[2] (4044:4044:4044) (4044:4044:4044))
        (PORT d[3] (3912:3912:3912) (3912:3912:3912))
        (PORT d[4] (3751:3751:3751) (3751:3751:3751))
        (PORT d[5] (4799:4799:4799) (4799:4799:4799))
        (PORT d[6] (3664:3664:3664) (3664:3664:3664))
        (PORT d[7] (4055:4055:4055) (4055:4055:4055))
        (PORT d[8] (3976:3976:3976) (3976:3976:3976))
        (PORT d[9] (3617:3617:3617) (3617:3617:3617))
        (PORT d[10] (3754:3754:3754) (3754:3754:3754))
        (PORT d[11] (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3778:3778:3778) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3778:3778:3778) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1646:1646:1646))
        (PORT datab (1463:1463:1463) (1463:1463:1463))
        (PORT datac (2078:2078:2078) (2078:2078:2078))
        (PORT datad (873:873:873) (873:873:873))
        (PORT datae (1880:1880:1880) (1880:1880:1880))
        (PORT dataf (1924:1924:1924) (1924:1924:1924))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3621:3621:3621))
        (PORT d[1] (2564:2564:2564) (2564:2564:2564))
        (PORT d[2] (3293:3293:3293) (3293:3293:3293))
        (PORT d[3] (3031:3031:3031) (3031:3031:3031))
        (PORT d[4] (2867:2867:2867) (2867:2867:2867))
        (PORT d[5] (4292:4292:4292) (4292:4292:4292))
        (PORT d[6] (3324:3324:3324) (3324:3324:3324))
        (PORT d[7] (2920:2920:2920) (2920:2920:2920))
        (PORT d[8] (3200:3200:3200) (3200:3200:3200))
        (PORT d[9] (3768:3768:3768) (3768:3768:3768))
        (PORT d[10] (3051:3051:3051) (3051:3051:3051))
        (PORT d[11] (4317:4317:4317) (4317:4317:4317))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (2613:2613:2613) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a476\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3393:3393:3393) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3376:3376:3376))
        (PORT d[1] (3471:3471:3471) (3471:3471:3471))
        (PORT d[2] (4739:4739:4739) (4739:4739:4739))
        (PORT d[3] (3863:3863:3863) (3863:3863:3863))
        (PORT d[4] (3487:3487:3487) (3487:3487:3487))
        (PORT d[5] (4631:4631:4631) (4631:4631:4631))
        (PORT d[6] (4083:4083:4083) (4083:4083:4083))
        (PORT d[7] (3582:3582:3582) (3582:3582:3582))
        (PORT d[8] (3783:3783:3783) (3783:3783:3783))
        (PORT d[9] (3574:3574:3574) (3574:3574:3574))
        (PORT d[10] (3664:3664:3664) (3664:3664:3664))
        (PORT d[11] (3751:3751:3751) (3751:3751:3751))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3393:3393:3393) (3393:3393:3393))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3393:3393:3393) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3379:3379:3379) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
        (PORT d[1] (2956:2956:2956) (2956:2956:2956))
        (PORT d[2] (3933:3933:3933) (3933:3933:3933))
        (PORT d[3] (3148:3148:3148) (3148:3148:3148))
        (PORT d[4] (3034:3034:3034) (3034:3034:3034))
        (PORT d[5] (4268:4268:4268) (4268:4268:4268))
        (PORT d[6] (2950:2950:2950) (2950:2950:2950))
        (PORT d[7] (3573:3573:3573) (3573:3573:3573))
        (PORT d[8] (3354:3354:3354) (3354:3354:3354))
        (PORT d[9] (3127:3127:3127) (3127:3127:3127))
        (PORT d[10] (3679:3679:3679) (3679:3679:3679))
        (PORT d[11] (3537:3537:3537) (3537:3537:3537))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3379:3379:3379) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3379:3379:3379) (3379:3379:3379))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2977:2977:2977) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3457:3457:3457))
        (PORT d[1] (2612:2612:2612) (2612:2612:2612))
        (PORT d[2] (3156:3156:3156) (3156:3156:3156))
        (PORT d[3] (3332:3332:3332) (3332:3332:3332))
        (PORT d[4] (2848:2848:2848) (2848:2848:2848))
        (PORT d[5] (3722:3722:3722) (3722:3722:3722))
        (PORT d[6] (3078:3078:3078) (3078:3078:3078))
        (PORT d[7] (3716:3716:3716) (3716:3716:3716))
        (PORT d[8] (3424:3424:3424) (3424:3424:3424))
        (PORT d[9] (3069:3069:3069) (3069:3069:3069))
        (PORT d[10] (3742:3742:3742) (3742:3742:3742))
        (PORT d[11] (4910:4910:4910) (4910:4910:4910))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2977:2977:2977) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2977:2977:2977) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1649:1649:1649))
        (PORT datab (665:665:665) (665:665:665))
        (PORT datac (2079:2079:2079) (2079:2079:2079))
        (PORT datad (2156:2156:2156) (2156:2156:2156))
        (PORT datae (1265:1265:1265) (1265:1265:1265))
        (PORT dataf (1775:1775:1775) (1775:1775:1775))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3274:3274:3274) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (4041:4041:4041))
        (PORT d[1] (3361:3361:3361) (3361:3361:3361))
        (PORT d[2] (3960:3960:3960) (3960:3960:3960))
        (PORT d[3] (3142:3142:3142) (3142:3142:3142))
        (PORT d[4] (3301:3301:3301) (3301:3301:3301))
        (PORT d[5] (4747:4747:4747) (4747:4747:4747))
        (PORT d[6] (4072:4072:4072) (4072:4072:4072))
        (PORT d[7] (4546:4546:4546) (4546:4546:4546))
        (PORT d[8] (3497:3497:3497) (3497:3497:3497))
        (PORT d[9] (3095:3095:3095) (3095:3095:3095))
        (PORT d[10] (3534:3534:3534) (3534:3534:3534))
        (PORT d[11] (4896:4896:4896) (4896:4896:4896))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT ena (3274:3274:3274) (3274:3274:3274))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (PORT d[0] (3274:3274:3274) (3274:3274:3274))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3324:3324:3324) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3272:3272:3272))
        (PORT d[1] (2905:2905:2905) (2905:2905:2905))
        (PORT d[2] (3350:3350:3350) (3350:3350:3350))
        (PORT d[3] (3618:3618:3618) (3618:3618:3618))
        (PORT d[4] (2929:2929:2929) (2929:2929:2929))
        (PORT d[5] (3214:3214:3214) (3214:3214:3214))
        (PORT d[6] (3278:3278:3278) (3278:3278:3278))
        (PORT d[7] (2973:2973:2973) (2973:2973:2973))
        (PORT d[8] (3301:3301:3301) (3301:3301:3301))
        (PORT d[9] (3258:3258:3258) (3258:3258:3258))
        (PORT d[10] (2862:2862:2862) (2862:2862:2862))
        (PORT d[11] (4016:4016:4016) (4016:4016:4016))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3324:3324:3324) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (3324:3324:3324) (3324:3324:3324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3879:3879:3879) (3879:3879:3879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3895:3895:3895))
        (PORT d[1] (3432:3432:3432) (3432:3432:3432))
        (PORT d[2] (3974:3974:3974) (3974:3974:3974))
        (PORT d[3] (3752:3752:3752) (3752:3752:3752))
        (PORT d[4] (3481:3481:3481) (3481:3481:3481))
        (PORT d[5] (4677:4677:4677) (4677:4677:4677))
        (PORT d[6] (3605:3605:3605) (3605:3605:3605))
        (PORT d[7] (3603:3603:3603) (3603:3603:3603))
        (PORT d[8] (4055:4055:4055) (4055:4055:4055))
        (PORT d[9] (3546:3546:3546) (3546:3546:3546))
        (PORT d[10] (3687:3687:3687) (3687:3687:3687))
        (PORT d[11] (4215:4215:4215) (4215:4215:4215))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3879:3879:3879) (3879:3879:3879))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3879:3879:3879) (3879:3879:3879))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a508\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2956:2956:2956) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3452:3452:3452))
        (PORT d[1] (2933:2933:2933) (2933:2933:2933))
        (PORT d[2] (3968:3968:3968) (3968:3968:3968))
        (PORT d[3] (3675:3675:3675) (3675:3675:3675))
        (PORT d[4] (2989:2989:2989) (2989:2989:2989))
        (PORT d[5] (3941:3941:3941) (3941:3941:3941))
        (PORT d[6] (2895:2895:2895) (2895:2895:2895))
        (PORT d[7] (3441:3441:3441) (3441:3441:3441))
        (PORT d[8] (3407:3407:3407) (3407:3407:3407))
        (PORT d[9] (2872:2872:2872) (2872:2872:2872))
        (PORT d[10] (3398:3398:3398) (3398:3398:3398))
        (PORT d[11] (3332:3332:3332) (3332:3332:3332))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2956:2956:2956) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2956:2956:2956) (2956:2956:2956))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (1538:1538:1538) (1538:1538:1538))
        (PORT datac (2351:2351:2351) (2351:2351:2351))
        (PORT datad (869:869:869) (869:869:869))
        (PORT datae (1615:1615:1615) (1615:1615:1615))
        (PORT dataf (1387:1387:1387) (1387:1387:1387))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3074:3074:3074) (3074:3074:3074))
        (PORT datab (3059:3059:3059) (3059:3059:3059))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (625:625:625) (625:625:625))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (3553:3553:3553) (3553:3553:3553))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datac (2171:2171:2171) (2171:2171:2171))
        (PORT datad (2105:2105:2105) (2105:2105:2105))
        (PORT dataf (2535:2535:2535) (2535:2535:2535))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|or_ins\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2671:2671:2671) (2671:2671:2671))
        (PORT datac (287:287:287) (287:287:287))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3309:3309:3309) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4032:4032:4032))
        (PORT d[1] (3136:3136:3136) (3136:3136:3136))
        (PORT d[2] (3334:3334:3334) (3334:3334:3334))
        (PORT d[3] (3152:3152:3152) (3152:3152:3152))
        (PORT d[4] (3088:3088:3088) (3088:3088:3088))
        (PORT d[5] (4799:4799:4799) (4799:4799:4799))
        (PORT d[6] (4049:4049:4049) (4049:4049:4049))
        (PORT d[7] (4533:4533:4533) (4533:4533:4533))
        (PORT d[8] (3502:3502:3502) (3502:3502:3502))
        (PORT d[9] (4581:4581:4581) (4581:4581:4581))
        (PORT d[10] (3252:3252:3252) (3252:3252:3252))
        (PORT d[11] (4252:4252:4252) (4252:4252:4252))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3309:3309:3309) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3309:3309:3309) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3430:3430:3430) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3168:3168:3168))
        (PORT d[1] (2962:2962:2962) (2962:2962:2962))
        (PORT d[2] (3939:3939:3939) (3939:3939:3939))
        (PORT d[3] (3439:3439:3439) (3439:3439:3439))
        (PORT d[4] (2658:2658:2658) (2658:2658:2658))
        (PORT d[5] (3914:3914:3914) (3914:3914:3914))
        (PORT d[6] (2905:2905:2905) (2905:2905:2905))
        (PORT d[7] (3943:3943:3943) (3943:3943:3943))
        (PORT d[8] (3585:3585:3585) (3585:3585:3585))
        (PORT d[9] (3155:3155:3155) (3155:3155:3155))
        (PORT d[10] (3295:3295:3295) (3295:3295:3295))
        (PORT d[11] (3902:3902:3902) (3902:3902:3902))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3430:3430:3430) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (3430:3430:3430) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3287:3287:3287))
        (PORT d[1] (2406:2406:2406) (2406:2406:2406))
        (PORT d[2] (3346:3346:3346) (3346:3346:3346))
        (PORT d[3] (2837:2837:2837) (2837:2837:2837))
        (PORT d[4] (2531:2531:2531) (2531:2531:2531))
        (PORT d[5] (2602:2602:2602) (2602:2602:2602))
        (PORT d[6] (2822:2822:2822) (2822:2822:2822))
        (PORT d[7] (3277:3277:3277) (3277:3277:3277))
        (PORT d[8] (3033:3033:3033) (3033:3033:3033))
        (PORT d[9] (2578:2578:2578) (2578:2578:2578))
        (PORT d[10] (2782:2782:2782) (2782:2782:2782))
        (PORT d[11] (4056:4056:4056) (4056:4056:4056))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3262:3262:3262) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (4209:4209:4209) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3800:3800:3800))
        (PORT d[1] (3521:3521:3521) (3521:3521:3521))
        (PORT d[2] (4071:4071:4071) (4071:4071:4071))
        (PORT d[3] (3939:3939:3939) (3939:3939:3939))
        (PORT d[4] (3767:3767:3767) (3767:3767:3767))
        (PORT d[5] (5031:5031:5031) (5031:5031:5031))
        (PORT d[6] (3721:3721:3721) (3721:3721:3721))
        (PORT d[7] (4024:4024:4024) (4024:4024:4024))
        (PORT d[8] (4006:4006:4006) (4006:4006:4006))
        (PORT d[9] (3642:3642:3642) (3642:3642:3642))
        (PORT d[10] (4622:4622:4622) (4622:4622:4622))
        (PORT d[11] (4016:4016:4016) (4016:4016:4016))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (4209:4209:4209) (4209:4209:4209))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (4209:4209:4209) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a506\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1650:1650:1650))
        (PORT datab (1873:1873:1873) (1873:1873:1873))
        (PORT datac (1298:1298:1298) (1298:1298:1298))
        (PORT datad (329:329:329) (329:329:329))
        (PORT datae (2048:2048:2048) (2048:2048:2048))
        (PORT dataf (2025:2025:2025) (2025:2025:2025))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3046:3046:3046) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4373:4373:4373))
        (PORT d[1] (2891:2891:2891) (2891:2891:2891))
        (PORT d[2] (3282:3282:3282) (3282:3282:3282))
        (PORT d[3] (3288:3288:3288) (3288:3288:3288))
        (PORT d[4] (3047:3047:3047) (3047:3047:3047))
        (PORT d[5] (3838:3838:3838) (3838:3838:3838))
        (PORT d[6] (4057:4057:4057) (4057:4057:4057))
        (PORT d[7] (3372:3372:3372) (3372:3372:3372))
        (PORT d[8] (3450:3450:3450) (3450:3450:3450))
        (PORT d[9] (3059:3059:3059) (3059:3059:3059))
        (PORT d[10] (3580:3580:3580) (3580:3580:3580))
        (PORT d[11] (4599:4599:4599) (4599:4599:4599))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3046:3046:3046) (3046:3046:3046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3046:3046:3046) (3046:3046:3046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2936:2936:2936) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3026:3026:3026))
        (PORT d[1] (2090:2090:2090) (2090:2090:2090))
        (PORT d[2] (2637:2637:2637) (2637:2637:2637))
        (PORT d[3] (3130:3130:3130) (3130:3130:3130))
        (PORT d[4] (2464:2464:2464) (2464:2464:2464))
        (PORT d[5] (2585:2585:2585) (2585:2585:2585))
        (PORT d[6] (2929:2929:2929) (2929:2929:2929))
        (PORT d[7] (2687:2687:2687) (2687:2687:2687))
        (PORT d[8] (2762:2762:2762) (2762:2762:2762))
        (PORT d[9] (2635:2635:2635) (2635:2635:2635))
        (PORT d[10] (2835:2835:2835) (2835:2835:2835))
        (PORT d[11] (3123:3123:3123) (3123:3123:3123))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2936:2936:2936) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2936:2936:2936) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3138:3138:3138) (3138:3138:3138))
        (PORT d[1] (2891:2891:2891) (2891:2891:2891))
        (PORT d[2] (3082:3082:3082) (3082:3082:3082))
        (PORT d[3] (3400:3400:3400) (3400:3400:3400))
        (PORT d[4] (2866:2866:2866) (2866:2866:2866))
        (PORT d[5] (3133:3133:3133) (3133:3133:3133))
        (PORT d[6] (2784:2784:2784) (2784:2784:2784))
        (PORT d[7] (3381:3381:3381) (3381:3381:3381))
        (PORT d[8] (3473:3473:3473) (3473:3473:3473))
        (PORT d[9] (3387:3387:3387) (3387:3387:3387))
        (PORT d[10] (3390:3390:3390) (3390:3390:3390))
        (PORT d[11] (4325:4325:4325) (4325:4325:4325))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2899:2899:2899) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3441:3441:3441) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4340:4340:4340))
        (PORT d[1] (3177:3177:3177) (3177:3177:3177))
        (PORT d[2] (3523:3523:3523) (3523:3523:3523))
        (PORT d[3] (3125:3125:3125) (3125:3125:3125))
        (PORT d[4] (3282:3282:3282) (3282:3282:3282))
        (PORT d[5] (4076:4076:4076) (4076:4076:4076))
        (PORT d[6] (4084:4084:4084) (4084:4084:4084))
        (PORT d[7] (3331:3331:3331) (3331:3331:3331))
        (PORT d[8] (3481:3481:3481) (3481:3481:3481))
        (PORT d[9] (3085:3085:3085) (3085:3085:3085))
        (PORT d[10] (3565:3565:3565) (3565:3565:3565))
        (PORT d[11] (4574:4574:4574) (4574:4574:4574))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3441:3441:3441) (3441:3441:3441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (3441:3441:3441) (3441:3441:3441))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1650:1650:1650))
        (PORT datab (2144:2144:2144) (2144:2144:2144))
        (PORT datac (1527:1527:1527) (1527:1527:1527))
        (PORT datad (875:875:875) (875:875:875))
        (PORT datae (2133:2133:2133) (2133:2133:2133))
        (PORT dataf (1759:1759:1759) (1759:1759:1759))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3261:3261:3261) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4398:4398:4398))
        (PORT d[1] (2639:2639:2639) (2639:2639:2639))
        (PORT d[2] (3160:3160:3160) (3160:3160:3160))
        (PORT d[3] (3307:3307:3307) (3307:3307:3307))
        (PORT d[4] (2869:2869:2869) (2869:2869:2869))
        (PORT d[5] (3734:3734:3734) (3734:3734:3734))
        (PORT d[6] (3105:3105:3105) (3105:3105:3105))
        (PORT d[7] (3689:3689:3689) (3689:3689:3689))
        (PORT d[8] (3443:3443:3443) (3443:3443:3443))
        (PORT d[9] (2776:2776:2776) (2776:2776:2776))
        (PORT d[10] (3757:3757:3757) (3757:3757:3757))
        (PORT d[11] (4886:4886:4886) (4886:4886:4886))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3261:3261:3261) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3261:3261:3261) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2440:2440:2440) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3234:3234:3234))
        (PORT d[1] (3043:3043:3043) (3043:3043:3043))
        (PORT d[2] (2628:2628:2628) (2628:2628:2628))
        (PORT d[3] (2496:2496:2496) (2496:2496:2496))
        (PORT d[4] (2367:2367:2367) (2367:2367:2367))
        (PORT d[5] (2629:2629:2629) (2629:2629:2629))
        (PORT d[6] (2173:2173:2173) (2173:2173:2173))
        (PORT d[7] (3297:3297:3297) (3297:3297:3297))
        (PORT d[8] (2527:2527:2527) (2527:2527:2527))
        (PORT d[9] (3302:3302:3302) (3302:3302:3302))
        (PORT d[10] (2529:2529:2529) (2529:2529:2529))
        (PORT d[11] (2939:2939:2939) (2939:2939:2939))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (2440:2440:2440) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (2440:2440:2440) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (2660:2660:2660) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
        (PORT d[1] (2617:2617:2617) (2617:2617:2617))
        (PORT d[2] (3717:3717:3717) (3717:3717:3717))
        (PORT d[3] (3723:3723:3723) (3723:3723:3723))
        (PORT d[4] (2926:2926:2926) (2926:2926:2926))
        (PORT d[5] (3889:3889:3889) (3889:3889:3889))
        (PORT d[6] (2935:2935:2935) (2935:2935:2935))
        (PORT d[7] (3102:3102:3102) (3102:3102:3102))
        (PORT d[8] (3422:3422:3422) (3422:3422:3422))
        (PORT d[9] (3192:3192:3192) (3192:3192:3192))
        (PORT d[10] (3159:3159:3159) (3159:3159:3159))
        (PORT d[11] (3671:3671:3671) (3671:3671:3671))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT ena (2660:2660:2660) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
        (PORT d[0] (2660:2660:2660) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a474\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3405:3405:3405) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3623:3623:3623))
        (PORT d[1] (3450:3450:3450) (3450:3450:3450))
        (PORT d[2] (4507:4507:4507) (4507:4507:4507))
        (PORT d[3] (3608:3608:3608) (3608:3608:3608))
        (PORT d[4] (3486:3486:3486) (3486:3486:3486))
        (PORT d[5] (4395:4395:4395) (4395:4395:4395))
        (PORT d[6] (3618:3618:3618) (3618:3618:3618))
        (PORT d[7] (3585:3585:3585) (3585:3585:3585))
        (PORT d[8] (3777:3777:3777) (3777:3777:3777))
        (PORT d[9] (3818:3818:3818) (3818:3818:3818))
        (PORT d[10] (3694:3694:3694) (3694:3694:3694))
        (PORT d[11] (3995:3995:3995) (3995:3995:3995))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (3405:3405:3405) (3405:3405:3405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (3405:3405:3405) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1544:1544:1544) (1544:1544:1544))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (1400:1400:1400) (1400:1400:1400))
        (PORT datae (2010:2010:2010) (2010:2010:2010))
        (PORT dataf (1938:1938:1938) (1938:1938:1938))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2593:2593:2593) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3720:3720:3720))
        (PORT d[1] (2871:2871:2871) (2871:2871:2871))
        (PORT d[2] (3351:3351:3351) (3351:3351:3351))
        (PORT d[3] (3535:3535:3535) (3535:3535:3535))
        (PORT d[4] (2884:2884:2884) (2884:2884:2884))
        (PORT d[5] (4225:4225:4225) (4225:4225:4225))
        (PORT d[6] (3287:3287:3287) (3287:3287:3287))
        (PORT d[7] (2750:2750:2750) (2750:2750:2750))
        (PORT d[8] (3330:3330:3330) (3330:3330:3330))
        (PORT d[9] (3228:3228:3228) (3228:3228:3228))
        (PORT d[10] (2841:2841:2841) (2841:2841:2841))
        (PORT d[11] (4020:4020:4020) (4020:4020:4020))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2593:2593:2593) (2593:2593:2593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (2593:2593:2593) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a442\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3402:3402:3402) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3392:3392:3392))
        (PORT d[1] (3372:3372:3372) (3372:3372:3372))
        (PORT d[2] (3405:3405:3405) (3405:3405:3405))
        (PORT d[3] (3895:3895:3895) (3895:3895:3895))
        (PORT d[4] (3150:3150:3150) (3150:3150:3150))
        (PORT d[5] (4428:4428:4428) (4428:4428:4428))
        (PORT d[6] (3363:3363:3363) (3363:3363:3363))
        (PORT d[7] (4440:4440:4440) (4440:4440:4440))
        (PORT d[8] (3971:3971:3971) (3971:3971:3971))
        (PORT d[9] (3942:3942:3942) (3942:3942:3942))
        (PORT d[10] (3969:3969:3969) (3969:3969:3969))
        (PORT d[11] (4159:4159:4159) (4159:4159:4159))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (3402:3402:3402) (3402:3402:3402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (3402:3402:3402) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (3254:3254:3254) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3308:3308:3308))
        (PORT d[1] (3177:3177:3177) (3177:3177:3177))
        (PORT d[2] (3681:3681:3681) (3681:3681:3681))
        (PORT d[3] (3676:3676:3676) (3676:3676:3676))
        (PORT d[4] (3402:3402:3402) (3402:3402:3402))
        (PORT d[5] (4337:4337:4337) (4337:4337:4337))
        (PORT d[6] (3384:3384:3384) (3384:3384:3384))
        (PORT d[7] (4670:4670:4670) (4670:4670:4670))
        (PORT d[8] (4001:4001:4001) (4001:4001:4001))
        (PORT d[9] (3670:3670:3670) (3670:3670:3670))
        (PORT d[10] (3963:3963:3963) (3963:3963:3963))
        (PORT d[11] (4725:4725:4725) (4725:4725:4725))
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (3254:3254:3254) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d[0] (3254:3254:3254) (3254:3254:3254))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3754:3754:3754) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3669:3669:3669))
        (PORT d[1] (3227:3227:3227) (3227:3227:3227))
        (PORT d[2] (3747:3747:3747) (3747:3747:3747))
        (PORT d[3] (3991:3991:3991) (3991:3991:3991))
        (PORT d[4] (3456:3456:3456) (3456:3456:3456))
        (PORT d[5] (4710:4710:4710) (4710:4710:4710))
        (PORT d[6] (3416:3416:3416) (3416:3416:3416))
        (PORT d[7] (4302:4302:4302) (4302:4302:4302))
        (PORT d[8] (3978:3978:3978) (3978:3978:3978))
        (PORT d[9] (3317:3317:3317) (3317:3317:3317))
        (PORT d[10] (4573:4573:4573) (4573:4573:4573))
        (PORT d[11] (4387:4387:4387) (4387:4387:4387))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3754:3754:3754) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3754:3754:3754) (3754:3754:3754))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2377:2377:2377))
        (PORT datab (901:901:901) (901:901:901))
        (PORT datac (1912:1912:1912) (1912:1912:1912))
        (PORT datad (1331:1331:1331) (1331:1331:1331))
        (PORT datae (1876:1876:1876) (1876:1876:1876))
        (PORT dataf (1995:1995:1995) (1995:1995:1995))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3083:3083:3083) (3083:3083:3083))
        (PORT datab (3063:3063:3063) (3063:3063:3063))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (246:246:246) (246:246:246))
        (PORT datae (600:600:600) (600:600:600))
        (PORT dataf (595:595:595) (595:595:595))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (3553:3553:3553) (3553:3553:3553))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1512:1512:1512))
        (PORT datab (301:301:301) (301:301:301))
        (PORT datad (2376:2376:2376) (2376:2376:2376))
        (PORT dataf (2537:2537:2537) (2537:2537:2537))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[3\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2475:2475:2475) (2475:2475:2475))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (2704:2704:2704) (2704:2704:2704))
        (PORT datad (3528:3528:3528) (3528:3528:3528))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2477:2477:2477))
        (PORT datac (3563:3563:3563) (3563:3563:3563))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[1\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2310:2310:2310) (2310:2310:2310))
        (PORT datae (1110:1110:1110) (1110:1110:1110))
        (PORT dataf (829:829:829) (829:829:829))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2474:2474:2474) (2474:2474:2474))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (3560:3560:3560) (3560:3560:3560))
        (PORT datad (356:356:356) (356:356:356))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2657:2657:2657) (2657:2657:2657))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT ena (2821:2821:2821) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3542:3542:3542))
        (PORT d[1] (3754:3754:3754) (3754:3754:3754))
        (PORT d[2] (3470:3470:3470) (3470:3470:3470))
        (PORT d[3] (4119:4119:4119) (4119:4119:4119))
        (PORT d[4] (3845:3845:3845) (3845:3845:3845))
        (PORT d[5] (3437:3437:3437) (3437:3437:3437))
        (PORT d[6] (3557:3557:3557) (3557:3557:3557))
        (PORT d[7] (4490:4490:4490) (4490:4490:4490))
        (PORT d[8] (3731:3731:3731) (3731:3731:3731))
        (PORT d[9] (3930:3930:3930) (3930:3930:3930))
        (PORT d[10] (3685:3685:3685) (3685:3685:3685))
        (PORT d[11] (3111:3111:3111) (3111:3111:3111))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT ena (2821:2821:2821) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
        (PORT d[0] (2821:2821:2821) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2603:2603:2603) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2799:2799:2799))
        (PORT d[1] (3884:3884:3884) (3884:3884:3884))
        (PORT d[2] (2934:2934:2934) (2934:2934:2934))
        (PORT d[3] (3615:3615:3615) (3615:3615:3615))
        (PORT d[4] (3369:3369:3369) (3369:3369:3369))
        (PORT d[5] (2687:2687:2687) (2687:2687:2687))
        (PORT d[6] (3918:3918:3918) (3918:3918:3918))
        (PORT d[7] (3267:3267:3267) (3267:3267:3267))
        (PORT d[8] (3408:3408:3408) (3408:3408:3408))
        (PORT d[9] (2241:2241:2241) (2241:2241:2241))
        (PORT d[10] (3169:3169:3169) (3169:3169:3169))
        (PORT d[11] (2821:2821:2821) (2821:2821:2821))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2603:2603:2603) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2603:2603:2603) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2846:2846:2846) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3595:3595:3595) (3595:3595:3595))
        (PORT d[1] (3513:3513:3513) (3513:3513:3513))
        (PORT d[2] (3463:3463:3463) (3463:3463:3463))
        (PORT d[3] (4213:4213:4213) (4213:4213:4213))
        (PORT d[4] (3857:3857:3857) (3857:3857:3857))
        (PORT d[5] (3393:3393:3393) (3393:3393:3393))
        (PORT d[6] (3590:3590:3590) (3590:3590:3590))
        (PORT d[7] (4509:4509:4509) (4509:4509:4509))
        (PORT d[8] (4031:4031:4031) (4031:4031:4031))
        (PORT d[9] (4113:4113:4113) (4113:4113:4113))
        (PORT d[10] (3696:3696:3696) (3696:3696:3696))
        (PORT d[11] (3349:3349:3349) (3349:3349:3349))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2846:2846:2846) (2846:2846:2846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (2846:2846:2846) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2010:2010:2010))
        (PORT datab (1809:1809:1809) (1809:1809:1809))
        (PORT datac (2066:2066:2066) (2066:2066:2066))
        (PORT datad (1895:1895:1895) (1895:1895:1895))
        (PORT datae (2009:2009:2009) (2009:2009:2009))
        (PORT dataf (2044:2044:2044) (2044:2044:2044))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2811:2811:2811) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3061:3061:3061) (3061:3061:3061))
        (PORT d[1] (3277:3277:3277) (3277:3277:3277))
        (PORT d[2] (2550:2550:2550) (2550:2550:2550))
        (PORT d[3] (3204:3204:3204) (3204:3204:3204))
        (PORT d[4] (3300:3300:3300) (3300:3300:3300))
        (PORT d[5] (2676:2676:2676) (2676:2676:2676))
        (PORT d[6] (3614:3614:3614) (3614:3614:3614))
        (PORT d[7] (3248:3248:3248) (3248:3248:3248))
        (PORT d[8] (3428:3428:3428) (3428:3428:3428))
        (PORT d[9] (2765:2765:2765) (2765:2765:2765))
        (PORT d[10] (2823:2823:2823) (2823:2823:2823))
        (PORT d[11] (2494:2494:2494) (2494:2494:2494))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2811:2811:2811) (2811:2811:2811))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (2811:2811:2811) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2890:2890:2890) (2890:2890:2890))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4108:4108:4108))
        (PORT d[1] (3421:3421:3421) (3421:3421:3421))
        (PORT d[2] (3120:3120:3120) (3120:3120:3120))
        (PORT d[3] (4253:4253:4253) (4253:4253:4253))
        (PORT d[4] (4212:4212:4212) (4212:4212:4212))
        (PORT d[5] (3755:3755:3755) (3755:3755:3755))
        (PORT d[6] (3933:3933:3933) (3933:3933:3933))
        (PORT d[7] (4825:4825:4825) (4825:4825:4825))
        (PORT d[8] (4097:4097:4097) (4097:4097:4097))
        (PORT d[9] (4298:4298:4298) (4298:4298:4298))
        (PORT d[10] (3355:3355:3355) (3355:3355:3355))
        (PORT d[11] (3413:3413:3413) (3413:3413:3413))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2890:2890:2890) (2890:2890:2890))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a443\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3326:3326:3326) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3469:3469:3469))
        (PORT d[1] (3747:3747:3747) (3747:3747:3747))
        (PORT d[2] (3066:3066:3066) (3066:3066:3066))
        (PORT d[3] (4035:4035:4035) (4035:4035:4035))
        (PORT d[4] (3312:3312:3312) (3312:3312:3312))
        (PORT d[5] (3153:3153:3153) (3153:3153:3153))
        (PORT d[6] (3420:3420:3420) (3420:3420:3420))
        (PORT d[7] (3671:3671:3671) (3671:3671:3671))
        (PORT d[8] (3415:3415:3415) (3415:3415:3415))
        (PORT d[9] (3219:3219:3219) (3219:3219:3219))
        (PORT d[10] (3417:3417:3417) (3417:3417:3417))
        (PORT d[11] (3001:3001:3001) (3001:3001:3001))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3326:3326:3326) (3326:3326:3326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3326:3326:3326) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a507\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1715:1715:1715))
        (PORT datab (1813:1813:1813) (1813:1813:1813))
        (PORT datac (1593:1593:1593) (1593:1593:1593))
        (PORT datad (1895:1895:1895) (1895:1895:1895))
        (PORT datae (1760:1760:1760) (1760:1760:1760))
        (PORT dataf (1935:1935:1935) (1935:1935:1935))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (1867:1867:1867))
        (PORT d[1] (2437:2437:2437) (2437:2437:2437))
        (PORT d[2] (2840:2840:2840) (2840:2840:2840))
        (PORT d[3] (3245:3245:3245) (3245:3245:3245))
        (PORT d[4] (2812:2812:2812) (2812:2812:2812))
        (PORT d[5] (2058:2058:2058) (2058:2058:2058))
        (PORT d[6] (2411:2411:2411) (2411:2411:2411))
        (PORT d[7] (2712:2712:2712) (2712:2712:2712))
        (PORT d[8] (3302:3302:3302) (3302:3302:3302))
        (PORT d[9] (3403:3403:3403) (3403:3403:3403))
        (PORT d[10] (2532:2532:2532) (2532:2532:2532))
        (PORT d[11] (2220:2220:2220) (2220:2220:2220))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2217:2217:2217) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2709:2709:2709) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3091:3091:3091))
        (PORT d[1] (3524:3524:3524) (3524:3524:3524))
        (PORT d[2] (3103:3103:3103) (3103:3103:3103))
        (PORT d[3] (3411:3411:3411) (3411:3411:3411))
        (PORT d[4] (2532:2532:2532) (2532:2532:2532))
        (PORT d[5] (2634:2634:2634) (2634:2634:2634))
        (PORT d[6] (3169:3169:3169) (3169:3169:3169))
        (PORT d[7] (3478:3478:3478) (3478:3478:3478))
        (PORT d[8] (2847:2847:2847) (2847:2847:2847))
        (PORT d[9] (2896:2896:2896) (2896:2896:2896))
        (PORT d[10] (2765:2765:2765) (2765:2765:2765))
        (PORT d[11] (3380:3380:3380) (3380:3380:3380))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2709:2709:2709) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (2709:2709:2709) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3498:3498:3498))
        (PORT d[1] (4045:4045:4045) (4045:4045:4045))
        (PORT d[2] (3440:3440:3440) (3440:3440:3440))
        (PORT d[3] (4047:4047:4047) (4047:4047:4047))
        (PORT d[4] (2781:2781:2781) (2781:2781:2781))
        (PORT d[5] (3171:3171:3171) (3171:3171:3171))
        (PORT d[6] (3772:3772:3772) (3772:3772:3772))
        (PORT d[7] (3682:3682:3682) (3682:3682:3682))
        (PORT d[8] (3089:3089:3089) (3089:3089:3089))
        (PORT d[9] (2870:2870:2870) (2870:2870:2870))
        (PORT d[10] (3147:3147:3147) (3147:3147:3147))
        (PORT d[11] (3509:3509:3509) (3509:3509:3509))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3639:3639:3639) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datab (1819:1819:1819) (1819:1819:1819))
        (PORT datac (1016:1016:1016) (1016:1016:1016))
        (PORT datad (1892:1892:1892) (1892:1892:1892))
        (PORT datae (1325:1325:1325) (1325:1325:1325))
        (PORT dataf (1784:1784:1784) (1784:1784:1784))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2361:2361:2361))
        (PORT d[1] (3211:3211:3211) (3211:3211:3211))
        (PORT d[2] (2917:2917:2917) (2917:2917:2917))
        (PORT d[3] (4603:4603:4603) (4603:4603:4603))
        (PORT d[4] (3312:3312:3312) (3312:3312:3312))
        (PORT d[5] (2593:2593:2593) (2593:2593:2593))
        (PORT d[6] (3165:3165:3165) (3165:3165:3165))
        (PORT d[7] (3830:3830:3830) (3830:3830:3830))
        (PORT d[8] (3655:3655:3655) (3655:3655:3655))
        (PORT d[9] (2991:2991:2991) (2991:2991:2991))
        (PORT d[10] (3020:3020:3020) (3020:3020:3020))
        (PORT d[11] (2485:2485:2485) (2485:2485:2485))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (2494:2494:2494) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2934:2934:2934) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2417:2417:2417))
        (PORT d[1] (3585:3585:3585) (3585:3585:3585))
        (PORT d[2] (2895:2895:2895) (2895:2895:2895))
        (PORT d[3] (3569:3569:3569) (3569:3569:3569))
        (PORT d[4] (3337:3337:3337) (3337:3337:3337))
        (PORT d[5] (2973:2973:2973) (2973:2973:2973))
        (PORT d[6] (3344:3344:3344) (3344:3344:3344))
        (PORT d[7] (3480:3480:3480) (3480:3480:3480))
        (PORT d[8] (3428:3428:3428) (3428:3428:3428))
        (PORT d[9] (2514:2514:2514) (2514:2514:2514))
        (PORT d[10] (3121:3121:3121) (3121:3121:3121))
        (PORT d[11] (2540:2540:2540) (2540:2540:2540))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2934:2934:2934) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2934:2934:2934) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2220:2220:2220) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2349:2349:2349))
        (PORT d[1] (2910:2910:2910) (2910:2910:2910))
        (PORT d[2] (2640:2640:2640) (2640:2640:2640))
        (PORT d[3] (3562:3562:3562) (3562:3562:3562))
        (PORT d[4] (3162:3162:3162) (3162:3162:3162))
        (PORT d[5] (2874:2874:2874) (2874:2874:2874))
        (PORT d[6] (3144:3144:3144) (3144:3144:3144))
        (PORT d[7] (4227:4227:4227) (4227:4227:4227))
        (PORT d[8] (3064:3064:3064) (3064:3064:3064))
        (PORT d[9] (3085:3085:3085) (3085:3085:3085))
        (PORT d[10] (2336:2336:2336) (2336:2336:2336))
        (PORT d[11] (2638:2638:2638) (2638:2638:2638))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2220:2220:2220) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (2220:2220:2220) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2248:2248:2248))
        (PORT d[1] (2198:2198:2198) (2198:2198:2198))
        (PORT d[2] (2317:2317:2317) (2317:2317:2317))
        (PORT d[3] (3182:3182:3182) (3182:3182:3182))
        (PORT d[4] (2775:2775:2775) (2775:2775:2775))
        (PORT d[5] (2809:2809:2809) (2809:2809:2809))
        (PORT d[6] (2400:2400:2400) (2400:2400:2400))
        (PORT d[7] (2772:2772:2772) (2772:2772:2772))
        (PORT d[8] (3075:3075:3075) (3075:3075:3075))
        (PORT d[9] (3491:3491:3491) (3491:3491:3491))
        (PORT d[10] (2196:2196:2196) (2196:2196:2196))
        (PORT d[11] (1943:1943:1943) (1943:1943:1943))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (2157:2157:2157) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1892:1892:1892))
        (PORT datab (1815:1815:1815) (1815:1815:1815))
        (PORT datac (1770:1770:1770) (1770:1770:1770))
        (PORT datad (1241:1241:1241) (1241:1241:1241))
        (PORT datae (817:817:817) (817:817:817))
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2285:2285:2285))
        (PORT datab (2575:2575:2575) (2575:2575:2575))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (3804:3804:3804) (3804:3804:3804))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2932:2932:2932))
        (PORT d[1] (3658:3658:3658) (3658:3658:3658))
        (PORT d[2] (4240:4240:4240) (4240:4240:4240))
        (PORT d[3] (3364:3364:3364) (3364:3364:3364))
        (PORT d[4] (4341:4341:4341) (4341:4341:4341))
        (PORT d[5] (3052:3052:3052) (3052:3052:3052))
        (PORT d[6] (3589:3589:3589) (3589:3589:3589))
        (PORT d[7] (3712:3712:3712) (3712:3712:3712))
        (PORT d[8] (4016:4016:4016) (4016:4016:4016))
        (PORT d[9] (3975:3975:3975) (3975:3975:3975))
        (PORT d[10] (4079:4079:4079) (4079:4079:4079))
        (PORT d[11] (3705:3705:3705) (3705:3705:3705))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3224:3224:3224) (3224:3224:3224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (3224:3224:3224) (3224:3224:3224))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2893:2893:2893))
        (PORT d[1] (3372:3372:3372) (3372:3372:3372))
        (PORT d[2] (4534:4534:4534) (4534:4534:4534))
        (PORT d[3] (3828:3828:3828) (3828:3828:3828))
        (PORT d[4] (4265:4265:4265) (4265:4265:4265))
        (PORT d[5] (3422:3422:3422) (3422:3422:3422))
        (PORT d[6] (3097:3097:3097) (3097:3097:3097))
        (PORT d[7] (4073:4073:4073) (4073:4073:4073))
        (PORT d[8] (3985:3985:3985) (3985:3985:3985))
        (PORT d[9] (2987:2987:2987) (2987:2987:2987))
        (PORT d[10] (3099:3099:3099) (3099:3099:3099))
        (PORT d[11] (3953:3953:3953) (3953:3953:3953))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3425:3425:3425) (3425:3425:3425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3425:3425:3425) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3289:3289:3289) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3182:3182:3182))
        (PORT d[1] (3634:3634:3634) (3634:3634:3634))
        (PORT d[2] (4488:4488:4488) (4488:4488:4488))
        (PORT d[3] (3329:3329:3329) (3329:3329:3329))
        (PORT d[4] (4367:4367:4367) (4367:4367:4367))
        (PORT d[5] (2955:2955:2955) (2955:2955:2955))
        (PORT d[6] (3555:3555:3555) (3555:3555:3555))
        (PORT d[7] (3687:3687:3687) (3687:3687:3687))
        (PORT d[8] (4042:4042:4042) (4042:4042:4042))
        (PORT d[9] (4268:4268:4268) (4268:4268:4268))
        (PORT d[10] (3792:3792:3792) (3792:3792:3792))
        (PORT d[11] (3629:3629:3629) (3629:3629:3629))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3289:3289:3289) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3289:3289:3289) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (2956:2956:2956))
        (PORT d[1] (3414:3414:3414) (3414:3414:3414))
        (PORT d[2] (4150:4150:4150) (4150:4150:4150))
        (PORT d[3] (4139:4139:4139) (4139:4139:4139))
        (PORT d[4] (4283:4283:4283) (4283:4283:4283))
        (PORT d[5] (2917:2917:2917) (2917:2917:2917))
        (PORT d[6] (3071:3071:3071) (3071:3071:3071))
        (PORT d[7] (4336:4336:4336) (4336:4336:4336))
        (PORT d[8] (4290:4290:4290) (4290:4290:4290))
        (PORT d[9] (3178:3178:3178) (3178:3178:3178))
        (PORT d[10] (3390:3390:3390) (3390:3390:3390))
        (PORT d[11] (3889:3889:3889) (3889:3889:3889))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (3625:3625:3625) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2576:2576:2576) (2576:2576:2576))
        (PORT datab (2104:2104:2104) (2104:2104:2104))
        (PORT datac (2044:2044:2044) (2044:2044:2044))
        (PORT datad (1808:1808:1808) (1808:1808:1808))
        (PORT datae (1346:1346:1346) (1346:1346:1346))
        (PORT dataf (1650:1650:1650) (1650:1650:1650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2292:2292:2292))
        (PORT d[1] (2577:2577:2577) (2577:2577:2577))
        (PORT d[2] (2098:2098:2098) (2098:2098:2098))
        (PORT d[3] (3519:3519:3519) (3519:3519:3519))
        (PORT d[4] (3352:3352:3352) (3352:3352:3352))
        (PORT d[5] (2216:2216:2216) (2216:2216:2216))
        (PORT d[6] (2683:2683:2683) (2683:2683:2683))
        (PORT d[7] (2080:2080:2080) (2080:2080:2080))
        (PORT d[8] (3126:3126:3126) (3126:3126:3126))
        (PORT d[9] (2937:2937:2937) (2937:2937:2937))
        (PORT d[10] (2054:2054:2054) (2054:2054:2054))
        (PORT d[11] (3228:3228:3228) (3228:3228:3228))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a479\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2695:2695:2695) (2695:2695:2695))
        (PORT d[1] (3629:3629:3629) (3629:3629:3629))
        (PORT d[2] (5031:5031:5031) (5031:5031:5031))
        (PORT d[3] (3423:3423:3423) (3423:3423:3423))
        (PORT d[4] (4464:4464:4464) (4464:4464:4464))
        (PORT d[5] (2940:2940:2940) (2940:2940:2940))
        (PORT d[6] (2931:2931:2931) (2931:2931:2931))
        (PORT d[7] (3902:3902:3902) (3902:3902:3902))
        (PORT d[8] (3908:3908:3908) (3908:3908:3908))
        (PORT d[9] (3595:3595:3595) (3595:3595:3595))
        (PORT d[10] (4060:4060:4060) (4060:4060:4060))
        (PORT d[11] (4038:4038:4038) (4038:4038:4038))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a511\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3331:3331:3331) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2723:2723:2723))
        (PORT d[1] (3616:3616:3616) (3616:3616:3616))
        (PORT d[2] (4167:4167:4167) (4167:4167:4167))
        (PORT d[3] (3405:3405:3405) (3405:3405:3405))
        (PORT d[4] (4237:4237:4237) (4237:4237:4237))
        (PORT d[5] (2919:2919:2919) (2919:2919:2919))
        (PORT d[6] (3223:3223:3223) (3223:3223:3223))
        (PORT d[7] (3906:3906:3906) (3906:3906:3906))
        (PORT d[8] (3658:3658:3658) (3658:3658:3658))
        (PORT d[9] (3794:3794:3794) (3794:3794:3794))
        (PORT d[10] (4341:4341:4341) (4341:4341:4341))
        (PORT d[11] (3743:3743:3743) (3743:3743:3743))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3331:3331:3331) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3331:3331:3331) (3331:3331:3331))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a447\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3145:3145:3145) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2571:2571:2571))
        (PORT d[1] (2846:2846:2846) (2846:2846:2846))
        (PORT d[2] (2949:2949:2949) (2949:2949:2949))
        (PORT d[3] (2930:2930:2930) (2930:2930:2930))
        (PORT d[4] (2716:2716:2716) (2716:2716:2716))
        (PORT d[5] (3295:3295:3295) (3295:3295:3295))
        (PORT d[6] (3710:3710:3710) (3710:3710:3710))
        (PORT d[7] (2842:2842:2842) (2842:2842:2842))
        (PORT d[8] (2794:2794:2794) (2794:2794:2794))
        (PORT d[9] (2952:2952:2952) (2952:2952:2952))
        (PORT d[10] (2760:2760:2760) (2760:2760:2760))
        (PORT d[11] (3301:3301:3301) (3301:3301:3301))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3145:3145:3145) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (3145:3145:3145) (3145:3145:3145))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2579:2579:2579))
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datac (2048:2048:2048) (2048:2048:2048))
        (PORT datad (1336:1336:1336) (1336:1336:1336))
        (PORT datae (1261:1261:1261) (1261:1261:1261))
        (PORT dataf (1980:1980:1980) (1980:1980:1980))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2519:2519:2519))
        (PORT d[1] (3170:3170:3170) (3170:3170:3170))
        (PORT d[2] (3963:3963:3963) (3963:3963:3963))
        (PORT d[3] (3084:3084:3084) (3084:3084:3084))
        (PORT d[4] (3971:3971:3971) (3971:3971:3971))
        (PORT d[5] (2981:2981:2981) (2981:2981:2981))
        (PORT d[6] (2977:2977:2977) (2977:2977:2977))
        (PORT d[7] (3716:3716:3716) (3716:3716:3716))
        (PORT d[8] (3563:3563:3563) (3563:3563:3563))
        (PORT d[9] (2826:2826:2826) (2826:2826:2826))
        (PORT d[10] (3278:3278:3278) (3278:3278:3278))
        (PORT d[11] (3479:3479:3479) (3479:3479:3479))
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2969:2969:2969) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2382:2382:2382))
        (PORT d[1] (2823:2823:2823) (2823:2823:2823))
        (PORT d[2] (3983:3983:3983) (3983:3983:3983))
        (PORT d[3] (3042:3042:3042) (3042:3042:3042))
        (PORT d[4] (4358:4358:4358) (4358:4358:4358))
        (PORT d[5] (2462:2462:2462) (2462:2462:2462))
        (PORT d[6] (2863:2863:2863) (2863:2863:2863))
        (PORT d[7] (3346:3346:3346) (3346:3346:3346))
        (PORT d[8] (3804:3804:3804) (3804:3804:3804))
        (PORT d[9] (2407:2407:2407) (2407:2407:2407))
        (PORT d[10] (2933:2933:2933) (2933:2933:2933))
        (PORT d[11] (3483:3483:3483) (3483:3483:3483))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2969:2969:2969) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2969:2969:2969) (2969:2969:2969))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a351\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3463:3463:3463) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2560:2560:2560))
        (PORT d[1] (3628:3628:3628) (3628:3628:3628))
        (PORT d[2] (4415:4415:4415) (4415:4415:4415))
        (PORT d[3] (3706:3706:3706) (3706:3706:3706))
        (PORT d[4] (3973:3973:3973) (3973:3973:3973))
        (PORT d[5] (2744:2744:2744) (2744:2744:2744))
        (PORT d[6] (3295:3295:3295) (3295:3295:3295))
        (PORT d[7] (4295:4295:4295) (4295:4295:4295))
        (PORT d[8] (3597:3597:3597) (3597:3597:3597))
        (PORT d[9] (2970:2970:2970) (2970:2970:2970))
        (PORT d[10] (2530:2530:2530) (2530:2530:2530))
        (PORT d[11] (4086:4086:4086) (4086:4086:4086))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3463:3463:3463) (3463:3463:3463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (3463:3463:3463) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (2881:2881:2881) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
        (PORT d[1] (3556:3556:3556) (3556:3556:3556))
        (PORT d[2] (3783:3783:3783) (3783:3783:3783))
        (PORT d[3] (3631:3631:3631) (3631:3631:3631))
        (PORT d[4] (3544:3544:3544) (3544:3544:3544))
        (PORT d[5] (2644:2644:2644) (2644:2644:2644))
        (PORT d[6] (3209:3209:3209) (3209:3209:3209))
        (PORT d[7] (3746:3746:3746) (3746:3746:3746))
        (PORT d[8] (3254:3254:3254) (3254:3254:3254))
        (PORT d[9] (2613:2613:2613) (2613:2613:2613))
        (PORT d[10] (2487:2487:2487) (2487:2487:2487))
        (PORT d[11] (3767:3767:3767) (3767:3767:3767))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (2881:2881:2881) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (2881:2881:2881) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2576:2576:2576) (2576:2576:2576))
        (PORT datab (1360:1360:1360) (1360:1360:1360))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (2039:2039:2039) (2039:2039:2039))
        (PORT datae (1477:1477:1477) (1477:1477:1477))
        (PORT dataf (1146:1146:1146) (1146:1146:1146))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3808:3808:3808) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2930:2930:2930))
        (PORT d[1] (3935:3935:3935) (3935:3935:3935))
        (PORT d[2] (4511:4511:4511) (4511:4511:4511))
        (PORT d[3] (4100:4100:4100) (4100:4100:4100))
        (PORT d[4] (3977:3977:3977) (3977:3977:3977))
        (PORT d[5] (3176:3176:3176) (3176:3176:3176))
        (PORT d[6] (3116:3116:3116) (3116:3116:3116))
        (PORT d[7] (3818:3818:3818) (3818:3818:3818))
        (PORT d[8] (4214:4214:4214) (4214:4214:4214))
        (PORT d[9] (2663:2663:2663) (2663:2663:2663))
        (PORT d[10] (3104:3104:3104) (3104:3104:3104))
        (PORT d[11] (3921:3921:3921) (3921:3921:3921))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3808:3808:3808) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3808:3808:3808) (3808:3808:3808))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2882:2882:2882) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2909:2909:2909))
        (PORT d[1] (3324:3324:3324) (3324:3324:3324))
        (PORT d[2] (4351:4351:4351) (4351:4351:4351))
        (PORT d[3] (3443:3443:3443) (3443:3443:3443))
        (PORT d[4] (3962:3962:3962) (3962:3962:3962))
        (PORT d[5] (3019:3019:3019) (3019:3019:3019))
        (PORT d[6] (3267:3267:3267) (3267:3267:3267))
        (PORT d[7] (4067:4067:4067) (4067:4067:4067))
        (PORT d[8] (3572:3572:3572) (3572:3572:3572))
        (PORT d[9] (3110:3110:3110) (3110:3110:3110))
        (PORT d[10] (3262:3262:3262) (3262:3262:3262))
        (PORT d[11] (4245:4245:4245) (4245:4245:4245))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (2882:2882:2882) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (2882:2882:2882) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2277:2277:2277))
        (PORT d[1] (2290:2290:2290) (2290:2290:2290))
        (PORT d[2] (2150:2150:2150) (2150:2150:2150))
        (PORT d[3] (3542:3542:3542) (3542:3542:3542))
        (PORT d[4] (3341:3341:3341) (3341:3341:3341))
        (PORT d[5] (2136:2136:2136) (2136:2136:2136))
        (PORT d[6] (2402:2402:2402) (2402:2402:2402))
        (PORT d[7] (3062:3062:3062) (3062:3062:3062))
        (PORT d[8] (3023:3023:3023) (3023:3023:3023))
        (PORT d[9] (2682:2682:2682) (2682:2682:2682))
        (PORT d[10] (2024:2024:2024) (2024:2024:2024))
        (PORT d[11] (3264:3264:3264) (3264:3264:3264))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (2702:2702:2702) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3424:3424:3424) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
        (PORT d[1] (3662:3662:3662) (3662:3662:3662))
        (PORT d[2] (2861:2861:2861) (2861:2861:2861))
        (PORT d[3] (3994:3994:3994) (3994:3994:3994))
        (PORT d[4] (3987:3987:3987) (3987:3987:3987))
        (PORT d[5] (2729:2729:2729) (2729:2729:2729))
        (PORT d[6] (2956:2956:2956) (2956:2956:2956))
        (PORT d[7] (4085:4085:4085) (4085:4085:4085))
        (PORT d[8] (3610:3610:3610) (3610:3610:3610))
        (PORT d[9] (2974:2974:2974) (2974:2974:2974))
        (PORT d[10] (2801:2801:2801) (2801:2801:2801))
        (PORT d[11] (3852:3852:3852) (3852:3852:3852))
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3424:3424:3424) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT d[0] (3424:3424:3424) (3424:3424:3424))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2576:2576:2576) (2576:2576:2576))
        (PORT datab (1646:1646:1646) (1646:1646:1646))
        (PORT datac (1644:1644:1644) (1644:1644:1644))
        (PORT datad (860:860:860) (860:860:860))
        (PORT datae (2010:2010:2010) (2010:2010:2010))
        (PORT dataf (1441:1441:1441) (1441:1441:1441))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3239:3239:3239) (3239:3239:3239))
        (PORT datab (3926:3926:3926) (3926:3926:3926))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (4058:4058:4058) (4058:4058:4058))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1689:1689:1689) (1689:1689:1689))
        (PORT datab (2002:2002:2002) (2002:2002:2002))
        (PORT datac (2354:2354:2354) (2354:2354:2354))
        (PORT datad (2375:2375:2375) (2375:2375:2375))
        (PORT dataf (2528:2528:2528) (2528:2528:2528))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[1\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datab (303:303:303) (303:303:303))
        (PORT datac (2560:2560:2560) (2560:2560:2560))
        (PORT datad (241:241:241) (241:241:241))
        (PORT dataf (2351:2351:2351) (2351:2351:2351))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (404:404:404))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (362:362:362) (362:362:362))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (873:873:873) (873:873:873))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1139:1139:1139) (1139:1139:1139))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2966:2966:2966) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2395:2395:2395))
        (PORT d[1] (4184:4184:4184) (4184:4184:4184))
        (PORT d[2] (4123:4123:4123) (4123:4123:4123))
        (PORT d[3] (3768:3768:3768) (3768:3768:3768))
        (PORT d[4] (4463:4463:4463) (4463:4463:4463))
        (PORT d[5] (3611:3611:3611) (3611:3611:3611))
        (PORT d[6] (3288:3288:3288) (3288:3288:3288))
        (PORT d[7] (3539:3539:3539) (3539:3539:3539))
        (PORT d[8] (3519:3519:3519) (3519:3519:3519))
        (PORT d[9] (3972:3972:3972) (3972:3972:3972))
        (PORT d[10] (3969:3969:3969) (3969:3969:3969))
        (PORT d[11] (4398:4398:4398) (4398:4398:4398))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2966:2966:2966) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (2966:2966:2966) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a221\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
        (PORT d[1] (4508:4508:4508) (4508:4508:4508))
        (PORT d[2] (4186:4186:4186) (4186:4186:4186))
        (PORT d[3] (4356:4356:4356) (4356:4356:4356))
        (PORT d[4] (4419:4419:4419) (4419:4419:4419))
        (PORT d[5] (3321:3321:3321) (3321:3321:3321))
        (PORT d[6] (3625:3625:3625) (3625:3625:3625))
        (PORT d[7] (2947:2947:2947) (2947:2947:2947))
        (PORT d[8] (3478:3478:3478) (3478:3478:3478))
        (PORT d[9] (4716:4716:4716) (4716:4716:4716))
        (PORT d[10] (3694:3694:3694) (3694:3694:3694))
        (PORT d[11] (4674:4674:4674) (4674:4674:4674))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (3075:3075:3075) (3075:3075:3075))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2414:2414:2414))
        (PORT d[1] (4121:4121:4121) (4121:4121:4121))
        (PORT d[2] (4146:4146:4146) (4146:4146:4146))
        (PORT d[3] (3719:3719:3719) (3719:3719:3719))
        (PORT d[4] (4449:4449:4449) (4449:4449:4449))
        (PORT d[5] (3189:3189:3189) (3189:3189:3189))
        (PORT d[6] (3229:3229:3229) (3229:3229:3229))
        (PORT d[7] (3882:3882:3882) (3882:3882:3882))
        (PORT d[8] (3860:3860:3860) (3860:3860:3860))
        (PORT d[9] (3902:3902:3902) (3902:3902:3902))
        (PORT d[10] (4057:4057:4057) (4057:4057:4057))
        (PORT d[11] (4073:4073:4073) (4073:4073:4073))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (3399:3399:3399) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2520:2520:2520) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2324:2324:2324))
        (PORT d[1] (2261:2261:2261) (2261:2261:2261))
        (PORT d[2] (2639:2639:2639) (2639:2639:2639))
        (PORT d[3] (3007:3007:3007) (3007:3007:3007))
        (PORT d[4] (3294:3294:3294) (3294:3294:3294))
        (PORT d[5] (2095:2095:2095) (2095:2095:2095))
        (PORT d[6] (2703:2703:2703) (2703:2703:2703))
        (PORT d[7] (2454:2454:2454) (2454:2454:2454))
        (PORT d[8] (2992:2992:2992) (2992:2992:2992))
        (PORT d[9] (2988:2988:2988) (2988:2988:2988))
        (PORT d[10] (1708:1708:1708) (1708:1708:1708))
        (PORT d[11] (2719:2719:2719) (2719:2719:2719))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2520:2520:2520) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2520:2520:2520) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1614:1614:1614))
        (PORT datab (1291:1291:1291) (1291:1291:1291))
        (PORT datac (1854:1854:1854) (1854:1854:1854))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (PORT datae (1964:1964:1964) (1964:1964:1964))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
        (PORT d[1] (4027:4027:4027) (4027:4027:4027))
        (PORT d[2] (2715:2715:2715) (2715:2715:2715))
        (PORT d[3] (2960:2960:2960) (2960:2960:2960))
        (PORT d[4] (2729:2729:2729) (2729:2729:2729))
        (PORT d[5] (2205:2205:2205) (2205:2205:2205))
        (PORT d[6] (2453:2453:2453) (2453:2453:2453))
        (PORT d[7] (2195:2195:2195) (2195:2195:2195))
        (PORT d[8] (2961:2961:2961) (2961:2961:2961))
        (PORT d[9] (3102:3102:3102) (3102:3102:3102))
        (PORT d[10] (2509:2509:2509) (2509:2509:2509))
        (PORT d[11] (2439:2439:2439) (2439:2439:2439))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2551:2551:2551) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2318:2318:2318))
        (PORT d[1] (3763:3763:3763) (3763:3763:3763))
        (PORT d[2] (2882:2882:2882) (2882:2882:2882))
        (PORT d[3] (3821:3821:3821) (3821:3821:3821))
        (PORT d[4] (3261:3261:3261) (3261:3261:3261))
        (PORT d[5] (2322:2322:2322) (2322:2322:2322))
        (PORT d[6] (2484:2484:2484) (2484:2484:2484))
        (PORT d[7] (2511:2511:2511) (2511:2511:2511))
        (PORT d[8] (2988:2988:2988) (2988:2988:2988))
        (PORT d[9] (3086:3086:3086) (3086:3086:3086))
        (PORT d[10] (2482:2482:2482) (2482:2482:2482))
        (PORT d[11] (4154:4154:4154) (4154:4154:4154))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2551:2551:2551) (2551:2551:2551))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2551:2551:2551) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2801:2801:2801))
        (PORT d[1] (2460:2460:2460) (2460:2460:2460))
        (PORT d[2] (2654:2654:2654) (2654:2654:2654))
        (PORT d[3] (2462:2462:2462) (2462:2462:2462))
        (PORT d[4] (2318:2318:2318) (2318:2318:2318))
        (PORT d[5] (3441:3441:3441) (3441:3441:3441))
        (PORT d[6] (4423:4423:4423) (4423:4423:4423))
        (PORT d[7] (3232:3232:3232) (3232:3232:3232))
        (PORT d[8] (3328:3328:3328) (3328:3328:3328))
        (PORT d[9] (3368:3368:3368) (3368:3368:3368))
        (PORT d[10] (2798:2798:2798) (2798:2798:2798))
        (PORT d[11] (2409:2409:2409) (2409:2409:2409))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2976:2976:2976) (2976:2976:2976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2976:2976:2976) (2976:2976:2976))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2998:2998:2998) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2769:2769:2769))
        (PORT d[1] (3251:3251:3251) (3251:3251:3251))
        (PORT d[2] (3125:3125:3125) (3125:3125:3125))
        (PORT d[3] (3999:3999:3999) (3999:3999:3999))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (3307:3307:3307) (3307:3307:3307))
        (PORT d[6] (2884:2884:2884) (2884:2884:2884))
        (PORT d[7] (3839:3839:3839) (3839:3839:3839))
        (PORT d[8] (2848:2848:2848) (2848:2848:2848))
        (PORT d[9] (3475:3475:3475) (3475:3475:3475))
        (PORT d[10] (2759:2759:2759) (2759:2759:2759))
        (PORT d[11] (3192:3192:3192) (3192:3192:3192))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (2998:2998:2998) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (2998:2998:2998) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1619:1619:1619))
        (PORT datab (1287:1287:1287) (1287:1287:1287))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (871:871:871) (871:871:871))
        (PORT datae (1952:1952:1952) (1952:1952:1952))
        (PORT dataf (1738:1738:1738) (1738:1738:1738))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2824:2824:2824) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2706:2706:2706))
        (PORT d[1] (3936:3936:3936) (3936:3936:3936))
        (PORT d[2] (3813:3813:3813) (3813:3813:3813))
        (PORT d[3] (3769:3769:3769) (3769:3769:3769))
        (PORT d[4] (4467:4467:4467) (4467:4467:4467))
        (PORT d[5] (3253:3253:3253) (3253:3253:3253))
        (PORT d[6] (3285:3285:3285) (3285:3285:3285))
        (PORT d[7] (3567:3567:3567) (3567:3567:3567))
        (PORT d[8] (3538:3538:3538) (3538:3538:3538))
        (PORT d[9] (4182:4182:4182) (4182:4182:4182))
        (PORT d[10] (3736:3736:3736) (3736:3736:3736))
        (PORT d[11] (4101:4101:4101) (4101:4101:4101))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2824:2824:2824) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (2824:2824:2824) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a509\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3159:3159:3159) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2349:2349:2349))
        (PORT d[1] (4275:4275:4275) (4275:4275:4275))
        (PORT d[2] (4726:4726:4726) (4726:4726:4726))
        (PORT d[3] (3045:3045:3045) (3045:3045:3045))
        (PORT d[4] (4357:4357:4357) (4357:4357:4357))
        (PORT d[5] (3927:3927:3927) (3927:3927:3927))
        (PORT d[6] (3955:3955:3955) (3955:3955:3955))
        (PORT d[7] (2888:2888:2888) (2888:2888:2888))
        (PORT d[8] (3486:3486:3486) (3486:3486:3486))
        (PORT d[9] (4610:4610:4610) (4610:4610:4610))
        (PORT d[10] (3568:3568:3568) (3568:3568:3568))
        (PORT d[11] (2300:2300:2300) (2300:2300:2300))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3159:3159:3159) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3159:3159:3159) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a445\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2619:2619:2619) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2881:2881:2881))
        (PORT d[1] (3307:3307:3307) (3307:3307:3307))
        (PORT d[2] (3246:3246:3246) (3246:3246:3246))
        (PORT d[3] (3597:3597:3597) (3597:3597:3597))
        (PORT d[4] (3326:3326:3326) (3326:3326:3326))
        (PORT d[5] (3220:3220:3220) (3220:3220:3220))
        (PORT d[6] (3315:3315:3315) (3315:3315:3315))
        (PORT d[7] (4064:4064:4064) (4064:4064:4064))
        (PORT d[8] (3231:3231:3231) (3231:3231:3231))
        (PORT d[9] (3111:3111:3111) (3111:3111:3111))
        (PORT d[10] (2839:2839:2839) (2839:2839:2839))
        (PORT d[11] (2837:2837:2837) (2837:2837:2837))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (2619:2619:2619) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (2619:2619:2619) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (1293:1293:1293) (1293:1293:1293))
        (PORT datac (2185:2185:2185) (2185:2185:2185))
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (PORT datae (1240:1240:1240) (1240:1240:1240))
        (PORT dataf (2190:2190:2190) (2190:2190:2190))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2731:2731:2731))
        (PORT d[1] (4484:4484:4484) (4484:4484:4484))
        (PORT d[2] (4179:4179:4179) (4179:4179:4179))
        (PORT d[3] (4363:4363:4363) (4363:4363:4363))
        (PORT d[4] (4446:4446:4446) (4446:4446:4446))
        (PORT d[5] (3582:3582:3582) (3582:3582:3582))
        (PORT d[6] (3590:3590:3590) (3590:3590:3590))
        (PORT d[7] (3211:3211:3211) (3211:3211:3211))
        (PORT d[8] (3508:3508:3508) (3508:3508:3508))
        (PORT d[9] (4260:4260:4260) (4260:4260:4260))
        (PORT d[10] (3940:3940:3940) (3940:3940:3940))
        (PORT d[11] (4435:4435:4435) (4435:4435:4435))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2576:2576:2576))
        (PORT d[1] (3843:3843:3843) (3843:3843:3843))
        (PORT d[2] (4739:4739:4739) (4739:4739:4739))
        (PORT d[3] (3020:3020:3020) (3020:3020:3020))
        (PORT d[4] (4141:4141:4141) (4141:4141:4141))
        (PORT d[5] (3676:3676:3676) (3676:3676:3676))
        (PORT d[6] (3991:3991:3991) (3991:3991:3991))
        (PORT d[7] (2843:2843:2843) (2843:2843:2843))
        (PORT d[8] (3503:3503:3503) (3503:3503:3503))
        (PORT d[9] (2659:2659:2659) (2659:2659:2659))
        (PORT d[10] (3533:3533:3533) (3533:3533:3533))
        (PORT d[11] (2285:2285:2285) (2285:2285:2285))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3230:3230:3230) (3230:3230:3230))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3230:3230:3230) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2650:2650:2650))
        (PORT d[1] (4520:4520:4520) (4520:4520:4520))
        (PORT d[2] (4208:4208:4208) (4208:4208:4208))
        (PORT d[3] (4384:4384:4384) (4384:4384:4384))
        (PORT d[4] (4190:4190:4190) (4190:4190:4190))
        (PORT d[5] (3601:3601:3601) (3601:3601:3601))
        (PORT d[6] (3646:3646:3646) (3646:3646:3646))
        (PORT d[7] (3160:3160:3160) (3160:3160:3160))
        (PORT d[8] (3164:3164:3164) (3164:3164:3164))
        (PORT d[9] (4727:4727:4727) (4727:4727:4727))
        (PORT d[10] (3595:3595:3595) (3595:3595:3595))
        (PORT d[11] (4460:4460:4460) (4460:4460:4460))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2914:2914:2914) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2722:2722:2722) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2466:2466:2466))
        (PORT d[1] (3565:3565:3565) (3565:3565:3565))
        (PORT d[2] (3066:3066:3066) (3066:3066:3066))
        (PORT d[3] (3575:3575:3575) (3575:3575:3575))
        (PORT d[4] (3321:3321:3321) (3321:3321:3321))
        (PORT d[5] (2877:2877:2877) (2877:2877:2877))
        (PORT d[6] (3362:3362:3362) (3362:3362:3362))
        (PORT d[7] (4015:4015:4015) (4015:4015:4015))
        (PORT d[8] (3732:3732:3732) (3732:3732:3732))
        (PORT d[9] (3063:3063:3063) (3063:3063:3063))
        (PORT d[10] (2878:2878:2878) (2878:2878:2878))
        (PORT d[11] (2783:2783:2783) (2783:2783:2783))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2722:2722:2722) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2722:2722:2722) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1620:1620:1620))
        (PORT datab (1282:1282:1282) (1282:1282:1282))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (1346:1346:1346) (1346:1346:1346))
        (PORT datae (1330:1330:1330) (1330:1330:1330))
        (PORT dataf (2294:2294:2294) (2294:2294:2294))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2726:2726:2726) (2726:2726:2726))
        (PORT datab (3259:3259:3259) (3259:3259:3259))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (243:243:243) (243:243:243))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (4396:4396:4396) (4396:4396:4396))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|WRITEMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2250:2250:2250))
        (PORT datac (1433:1433:1433) (1433:1433:1433))
        (PORT datad (1707:1707:1707) (1707:1707:1707))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
        (PORT d[1] (2757:2757:2757) (2757:2757:2757))
        (PORT d[2] (2678:2678:2678) (2678:2678:2678))
        (PORT d[3] (2805:2805:2805) (2805:2805:2805))
        (PORT d[4] (2421:2421:2421) (2421:2421:2421))
        (PORT d[5] (2570:2570:2570) (2570:2570:2570))
        (PORT d[6] (2286:2286:2286) (2286:2286:2286))
        (PORT d[7] (2651:2651:2651) (2651:2651:2651))
        (PORT d[8] (2647:2647:2647) (2647:2647:2647))
        (PORT d[9] (3025:3025:3025) (3025:3025:3025))
        (PORT d[10] (2351:2351:2351) (2351:2351:2351))
        (PORT d[11] (3481:3481:3481) (3481:3481:3481))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2108:2108:2108) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a467\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2649:2649:2649) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2669:2669:2669))
        (PORT d[1] (2431:2431:2431) (2431:2431:2431))
        (PORT d[2] (2990:2990:2990) (2990:2990:2990))
        (PORT d[3] (3419:3419:3419) (3419:3419:3419))
        (PORT d[4] (2425:2425:2425) (2425:2425:2425))
        (PORT d[5] (2617:2617:2617) (2617:2617:2617))
        (PORT d[6] (2562:2562:2562) (2562:2562:2562))
        (PORT d[7] (2619:2619:2619) (2619:2619:2619))
        (PORT d[8] (2730:2730:2730) (2730:2730:2730))
        (PORT d[9] (2993:2993:2993) (2993:2993:2993))
        (PORT d[10] (2760:2760:2760) (2760:2760:2760))
        (PORT d[11] (3165:3165:3165) (3165:3165:3165))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2649:2649:2649) (2649:2649:2649))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2649:2649:2649) (2649:2649:2649))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a435\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3577:3577:3577) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3754:3754:3754))
        (PORT d[1] (3245:3245:3245) (3245:3245:3245))
        (PORT d[2] (3755:3755:3755) (3755:3755:3755))
        (PORT d[3] (3622:3622:3622) (3622:3622:3622))
        (PORT d[4] (3462:3462:3462) (3462:3462:3462))
        (PORT d[5] (4816:4816:4816) (4816:4816:4816))
        (PORT d[6] (3428:3428:3428) (3428:3428:3428))
        (PORT d[7] (4077:4077:4077) (4077:4077:4077))
        (PORT d[8] (3705:3705:3705) (3705:3705:3705))
        (PORT d[9] (3606:3606:3606) (3606:3606:3606))
        (PORT d[10] (4320:4320:4320) (4320:4320:4320))
        (PORT d[11] (4333:4333:4333) (4333:4333:4333))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3577:3577:3577) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3577:3577:3577) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a403\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2107:2107:2107) (2107:2107:2107))
        (PORT datab (877:877:877) (877:877:877))
        (PORT datac (2446:2446:2446) (2446:2446:2446))
        (PORT datad (815:815:815) (815:815:815))
        (PORT datae (2386:2386:2386) (2386:2386:2386))
        (PORT dataf (2115:2115:2115) (2115:2115:2115))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2963:2963:2963) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3564:3564:3564))
        (PORT d[1] (3510:3510:3510) (3510:3510:3510))
        (PORT d[2] (2703:2703:2703) (2703:2703:2703))
        (PORT d[3] (2611:2611:2611) (2611:2611:2611))
        (PORT d[4] (2666:2666:2666) (2666:2666:2666))
        (PORT d[5] (2559:2559:2559) (2559:2559:2559))
        (PORT d[6] (2555:2555:2555) (2555:2555:2555))
        (PORT d[7] (4131:4131:4131) (4131:4131:4131))
        (PORT d[8] (2906:2906:2906) (2906:2906:2906))
        (PORT d[9] (4137:4137:4137) (4137:4137:4137))
        (PORT d[10] (3013:3013:3013) (3013:3013:3013))
        (PORT d[11] (3721:3721:3721) (3721:3721:3721))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2963:2963:2963) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2963:2963:2963) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2798:2798:2798) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3696:3696:3696))
        (PORT d[1] (3204:3204:3204) (3204:3204:3204))
        (PORT d[2] (3589:3589:3589) (3589:3589:3589))
        (PORT d[3] (3065:3065:3065) (3065:3065:3065))
        (PORT d[4] (2897:2897:2897) (2897:2897:2897))
        (PORT d[5] (3076:3076:3076) (3076:3076:3076))
        (PORT d[6] (3109:3109:3109) (3109:3109:3109))
        (PORT d[7] (3433:3433:3433) (3433:3433:3433))
        (PORT d[8] (3096:3096:3096) (3096:3096:3096))
        (PORT d[9] (3432:3432:3432) (3432:3432:3432))
        (PORT d[10] (3053:3053:3053) (3053:3053:3053))
        (PORT d[11] (4026:4026:4026) (4026:4026:4026))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2798:2798:2798) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3727:3727:3727) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3444:3444:3444))
        (PORT d[1] (3197:3197:3197) (3197:3197:3197))
        (PORT d[2] (3732:3732:3732) (3732:3732:3732))
        (PORT d[3] (3915:3915:3915) (3915:3915:3915))
        (PORT d[4] (3447:3447:3447) (3447:3447:3447))
        (PORT d[5] (4703:4703:4703) (4703:4703:4703))
        (PORT d[6] (3376:3376:3376) (3376:3376:3376))
        (PORT d[7] (4384:4384:4384) (4384:4384:4384))
        (PORT d[8] (3953:3953:3953) (3953:3953:3953))
        (PORT d[9] (3614:3614:3614) (3614:3614:3614))
        (PORT d[10] (4293:4293:4293) (4293:4293:4293))
        (PORT d[11] (4364:4364:4364) (4364:4364:4364))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3727:3727:3727) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3727:3727:3727) (3727:3727:3727))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (839:839:839))
        (PORT datab (2420:2420:2420) (2420:2420:2420))
        (PORT datac (1990:1990:1990) (1990:1990:1990))
        (PORT datad (2436:2436:2436) (2436:2436:2436))
        (PORT datae (1916:1916:1916) (1916:1916:1916))
        (PORT dataf (2003:2003:2003) (2003:2003:2003))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2337:2337:2337))
        (PORT d[1] (2511:2511:2511) (2511:2511:2511))
        (PORT d[2] (3091:3091:3091) (3091:3091:3091))
        (PORT d[3] (4387:4387:4387) (4387:4387:4387))
        (PORT d[4] (2371:2371:2371) (2371:2371:2371))
        (PORT d[5] (2878:2878:2878) (2878:2878:2878))
        (PORT d[6] (2963:2963:2963) (2963:2963:2963))
        (PORT d[7] (3338:3338:3338) (3338:3338:3338))
        (PORT d[8] (2494:2494:2494) (2494:2494:2494))
        (PORT d[9] (3118:3118:3118) (3118:3118:3118))
        (PORT d[10] (2303:2303:2303) (2303:2303:2303))
        (PORT d[11] (2616:2616:2616) (2616:2616:2616))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2485:2485:2485) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (2146:2146:2146) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3435:3435:3435))
        (PORT d[1] (3492:3492:3492) (3492:3492:3492))
        (PORT d[2] (2840:2840:2840) (2840:2840:2840))
        (PORT d[3] (3957:3957:3957) (3957:3957:3957))
        (PORT d[4] (3021:3021:3021) (3021:3021:3021))
        (PORT d[5] (2623:2623:2623) (2623:2623:2623))
        (PORT d[6] (3113:3113:3113) (3113:3113:3113))
        (PORT d[7] (3250:3250:3250) (3250:3250:3250))
        (PORT d[8] (2828:2828:2828) (2828:2828:2828))
        (PORT d[9] (2211:2211:2211) (2211:2211:2211))
        (PORT d[10] (3037:3037:3037) (3037:3037:3037))
        (PORT d[11] (3159:3159:3159) (3159:3159:3159))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (2146:2146:2146) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (2146:2146:2146) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2365:2365:2365) (2365:2365:2365))
        (PORT d[1] (3138:3138:3138) (3138:3138:3138))
        (PORT d[2] (2416:2416:2416) (2416:2416:2416))
        (PORT d[3] (4378:4378:4378) (4378:4378:4378))
        (PORT d[4] (3162:3162:3162) (3162:3162:3162))
        (PORT d[5] (2150:2150:2150) (2150:2150:2150))
        (PORT d[6] (2733:2733:2733) (2733:2733:2733))
        (PORT d[7] (3911:3911:3911) (3911:3911:3911))
        (PORT d[8] (2761:2761:2761) (2761:2761:2761))
        (PORT d[9] (3071:3071:3071) (3071:3071:3071))
        (PORT d[10] (2768:2768:2768) (2768:2768:2768))
        (PORT d[11] (2120:2120:2120) (2120:2120:2120))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2290:2290:2290) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2290:2290:2290) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (1908:1908:1908) (1908:1908:1908))
        (PORT datac (1807:1807:1807) (1807:1807:1807))
        (PORT datad (581:581:581) (581:581:581))
        (PORT datae (1065:1065:1065) (1065:1065:1065))
        (PORT dataf (775:775:775) (775:775:775))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2524:2524:2524) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2823:2823:2823))
        (PORT d[1] (2762:2762:2762) (2762:2762:2762))
        (PORT d[2] (2250:2250:2250) (2250:2250:2250))
        (PORT d[3] (2096:2096:2096) (2096:2096:2096))
        (PORT d[4] (1913:1913:1913) (1913:1913:1913))
        (PORT d[5] (3097:3097:3097) (3097:3097:3097))
        (PORT d[6] (1844:1844:1844) (1844:1844:1844))
        (PORT d[7] (3673:3673:3673) (3673:3673:3673))
        (PORT d[8] (2099:2099:2099) (2099:2099:2099))
        (PORT d[9] (3678:3678:3678) (3678:3678:3678))
        (PORT d[10] (2636:2636:2636) (2636:2636:2636))
        (PORT d[11] (2235:2235:2235) (2235:2235:2235))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2524:2524:2524) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2524:2524:2524) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2946:2946:2946) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2588:2588:2588))
        (PORT d[1] (3391:3391:3391) (3391:3391:3391))
        (PORT d[2] (2633:2633:2633) (2633:2633:2633))
        (PORT d[3] (2382:2382:2382) (2382:2382:2382))
        (PORT d[4] (2302:2302:2302) (2302:2302:2302))
        (PORT d[5] (3144:3144:3144) (3144:3144:3144))
        (PORT d[6] (2280:2280:2280) (2280:2280:2280))
        (PORT d[7] (3625:3625:3625) (3625:3625:3625))
        (PORT d[8] (2213:2213:2213) (2213:2213:2213))
        (PORT d[9] (3635:3635:3635) (3635:3635:3635))
        (PORT d[10] (2600:2600:2600) (2600:2600:2600))
        (PORT d[11] (2925:2925:2925) (2925:2925:2925))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2946:2946:2946) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2946:2946:2946) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2948:2948:2948) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3362:3362:3362))
        (PORT d[1] (3154:3154:3154) (3154:3154:3154))
        (PORT d[2] (2581:2581:2581) (2581:2581:2581))
        (PORT d[3] (2604:2604:2604) (2604:2604:2604))
        (PORT d[4] (2326:2326:2326) (2326:2326:2326))
        (PORT d[5] (2390:2390:2390) (2390:2390:2390))
        (PORT d[6] (2127:2127:2127) (2127:2127:2127))
        (PORT d[7] (3063:3063:3063) (3063:3063:3063))
        (PORT d[8] (2199:2199:2199) (2199:2199:2199))
        (PORT d[9] (2944:2944:2944) (2944:2944:2944))
        (PORT d[10] (2314:2314:2314) (2314:2314:2314))
        (PORT d[11] (3879:3879:3879) (3879:3879:3879))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2948:2948:2948) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2948:2948:2948) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3058:3058:3058) (3058:3058:3058))
        (PORT d[1] (3029:3029:3029) (3029:3029:3029))
        (PORT d[2] (2967:2967:2967) (2967:2967:2967))
        (PORT d[3] (2643:2643:2643) (2643:2643:2643))
        (PORT d[4] (2900:2900:2900) (2900:2900:2900))
        (PORT d[5] (3417:3417:3417) (3417:3417:3417))
        (PORT d[6] (2671:2671:2671) (2671:2671:2671))
        (PORT d[7] (4099:4099:4099) (4099:4099:4099))
        (PORT d[8] (2928:2928:2928) (2928:2928:2928))
        (PORT d[9] (4102:4102:4102) (4102:4102:4102))
        (PORT d[10] (2961:2961:2961) (2961:2961:2961))
        (PORT d[11] (3417:3417:3417) (3417:3417:3417))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (2628:2628:2628) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2227:2227:2227) (2227:2227:2227))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (1932:1932:1932) (1932:1932:1932))
        (PORT datad (321:321:321) (321:321:321))
        (PORT datae (792:792:792) (792:792:792))
        (PORT dataf (1523:1523:1523) (1523:1523:1523))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (257:257:257) (257:257:257))
        (PORT datac (1564:1564:1564) (1564:1564:1564))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (1980:1980:1980) (1980:1980:1980))
        (PORT dataf (1419:1419:1419) (1419:1419:1419))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (3557:3557:3557) (3557:3557:3557))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUIMM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1513:1513:1513))
        (PORT datab (2420:2420:2420) (2420:2420:2420))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (245:245:245) (245:245:245))
        (PORT dataf (2538:2538:2538) (2538:2538:2538))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[3\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (894:894:894) (894:894:894))
        (PORT datad (1801:1801:1801) (1801:1801:1801))
        (PORT dataf (1924:1924:1924) (1924:1924:1924))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4110:4110:4110))
        (PORT d[1] (2330:2330:2330) (2330:2330:2330))
        (PORT d[2] (2429:2429:2429) (2429:2429:2429))
        (PORT d[3] (2422:2422:2422) (2422:2422:2422))
        (PORT d[4] (2277:2277:2277) (2277:2277:2277))
        (PORT d[5] (2710:2710:2710) (2710:2710:2710))
        (PORT d[6] (3481:3481:3481) (3481:3481:3481))
        (PORT d[7] (2671:2671:2671) (2671:2671:2671))
        (PORT d[8] (3366:3366:3366) (3366:3366:3366))
        (PORT d[9] (2078:2078:2078) (2078:2078:2078))
        (PORT d[10] (3205:3205:3205) (3205:3205:3205))
        (PORT d[11] (2866:2866:2866) (2866:2866:2866))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2737:2737:2737) (2737:2737:2737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2737:2737:2737) (2737:2737:2737))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3185:3185:3185))
        (PORT d[1] (3432:3432:3432) (3432:3432:3432))
        (PORT d[2] (3414:3414:3414) (3414:3414:3414))
        (PORT d[3] (2966:2966:2966) (2966:2966:2966))
        (PORT d[4] (2861:2861:2861) (2861:2861:2861))
        (PORT d[5] (3885:3885:3885) (3885:3885:3885))
        (PORT d[6] (3050:3050:3050) (3050:3050:3050))
        (PORT d[7] (3262:3262:3262) (3262:3262:3262))
        (PORT d[8] (3952:3952:3952) (3952:3952:3952))
        (PORT d[9] (2635:2635:2635) (2635:2635:2635))
        (PORT d[10] (3587:3587:3587) (3587:3587:3587))
        (PORT d[11] (3473:3473:3473) (3473:3473:3473))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3490:3490:3490) (3490:3490:3490))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3490:3490:3490) (3490:3490:3490))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2244:2244:2244) (2244:2244:2244))
        (PORT d[1] (1898:1898:1898) (1898:1898:1898))
        (PORT d[2] (1920:1920:1920) (1920:1920:1920))
        (PORT d[3] (3211:3211:3211) (3211:3211:3211))
        (PORT d[4] (2800:2800:2800) (2800:2800:2800))
        (PORT d[5] (2099:2099:2099) (2099:2099:2099))
        (PORT d[6] (2343:2343:2343) (2343:2343:2343))
        (PORT d[7] (2989:2989:2989) (2989:2989:2989))
        (PORT d[8] (3325:3325:3325) (3325:3325:3325))
        (PORT d[9] (1973:1973:1973) (1973:1973:1973))
        (PORT d[10] (2895:2895:2895) (2895:2895:2895))
        (PORT d[11] (1954:1954:1954) (1954:1954:1954))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2160:2160:2160) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2160:2160:2160) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (2375:2375:2375) (2375:2375:2375))
        (PORT datac (2344:2344:2344) (2344:2344:2344))
        (PORT datad (565:565:565) (565:565:565))
        (PORT datae (1691:1691:1691) (1691:1691:1691))
        (PORT dataf (1828:1828:1828) (1828:1828:1828))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3431:3431:3431))
        (PORT d[1] (2634:2634:2634) (2634:2634:2634))
        (PORT d[2] (3989:3989:3989) (3989:3989:3989))
        (PORT d[3] (3383:3383:3383) (3383:3383:3383))
        (PORT d[4] (2986:2986:2986) (2986:2986:2986))
        (PORT d[5] (3924:3924:3924) (3924:3924:3924))
        (PORT d[6] (2800:2800:2800) (2800:2800:2800))
        (PORT d[7] (3425:3425:3425) (3425:3425:3425))
        (PORT d[8] (3303:3303:3303) (3303:3303:3303))
        (PORT d[9] (2884:2884:2884) (2884:2884:2884))
        (PORT d[10] (3318:3318:3318) (3318:3318:3318))
        (PORT d[11] (3355:3355:3355) (3355:3355:3355))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3169:3169:3169) (3169:3169:3169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (3169:3169:3169) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (3034:3034:3034))
        (PORT d[1] (3324:3324:3324) (3324:3324:3324))
        (PORT d[2] (3283:3283:3283) (3283:3283:3283))
        (PORT d[3] (3042:3042:3042) (3042:3042:3042))
        (PORT d[4] (3382:3382:3382) (3382:3382:3382))
        (PORT d[5] (3523:3523:3523) (3523:3523:3523))
        (PORT d[6] (2679:2679:2679) (2679:2679:2679))
        (PORT d[7] (3275:3275:3275) (3275:3275:3275))
        (PORT d[8] (3462:3462:3462) (3462:3462:3462))
        (PORT d[9] (2811:2811:2811) (2811:2811:2811))
        (PORT d[10] (3328:3328:3328) (3328:3328:3328))
        (PORT d[11] (3672:3672:3672) (3672:3672:3672))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (2905:2905:2905) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3114:3114:3114) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
        (PORT d[1] (3271:3271:3271) (3271:3271:3271))
        (PORT d[2] (3470:3470:3470) (3470:3470:3470))
        (PORT d[3] (4609:4609:4609) (4609:4609:4609))
        (PORT d[4] (4572:4572:4572) (4572:4572:4572))
        (PORT d[5] (2947:2947:2947) (2947:2947:2947))
        (PORT d[6] (4283:4283:4283) (4283:4283:4283))
        (PORT d[7] (4373:4373:4373) (4373:4373:4373))
        (PORT d[8] (3198:3198:3198) (3198:3198:3198))
        (PORT d[9] (3032:3032:3032) (3032:3032:3032))
        (PORT d[10] (3012:3012:3012) (3012:3012:3012))
        (PORT d[11] (3768:3768:3768) (3768:3768:3768))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3114:3114:3114) (3114:3114:3114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3114:3114:3114) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3211:3211:3211) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3365:3365:3365))
        (PORT d[1] (3902:3902:3902) (3902:3902:3902))
        (PORT d[2] (3503:3503:3503) (3503:3503:3503))
        (PORT d[3] (3476:3476:3476) (3476:3476:3476))
        (PORT d[4] (3926:3926:3926) (3926:3926:3926))
        (PORT d[5] (4288:4288:4288) (4288:4288:4288))
        (PORT d[6] (3736:3736:3736) (3736:3736:3736))
        (PORT d[7] (3474:3474:3474) (3474:3474:3474))
        (PORT d[8] (4523:4523:4523) (4523:4523:4523))
        (PORT d[9] (3284:3284:3284) (3284:3284:3284))
        (PORT d[10] (4150:4150:4150) (4150:4150:4150))
        (PORT d[11] (3605:3605:3605) (3605:3605:3605))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3211:3211:3211) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3211:3211:3211) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2353:2353:2353))
        (PORT datab (2363:2363:2363) (2363:2363:2363))
        (PORT datac (1925:1925:1925) (1925:1925:1925))
        (PORT datad (1487:1487:1487) (1487:1487:1487))
        (PORT datae (1746:1746:1746) (1746:1746:1746))
        (PORT dataf (1901:1901:1901) (1901:1901:1901))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2360:2360:2360) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3454:3454:3454))
        (PORT d[1] (2660:2660:2660) (2660:2660:2660))
        (PORT d[2] (2849:2849:2849) (2849:2849:2849))
        (PORT d[3] (2586:2586:2586) (2586:2586:2586))
        (PORT d[4] (2573:2573:2573) (2573:2573:2573))
        (PORT d[5] (2754:2754:2754) (2754:2754:2754))
        (PORT d[6] (2937:2937:2937) (2937:2937:2937))
        (PORT d[7] (2527:2527:2527) (2527:2527:2527))
        (PORT d[8] (3083:3083:3083) (3083:3083:3083))
        (PORT d[9] (2358:2358:2358) (2358:2358:2358))
        (PORT d[10] (3277:3277:3277) (3277:3277:3277))
        (PORT d[11] (4375:4375:4375) (4375:4375:4375))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2360:2360:2360) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2360:2360:2360) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a429\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2792:2792:2792) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2717:2717:2717))
        (PORT d[1] (3405:3405:3405) (3405:3405:3405))
        (PORT d[2] (3306:3306:3306) (3306:3306:3306))
        (PORT d[3] (3064:3064:3064) (3064:3064:3064))
        (PORT d[4] (3163:3163:3163) (3163:3163:3163))
        (PORT d[5] (3473:3473:3473) (3473:3473:3473))
        (PORT d[6] (3028:3028:3028) (3028:3028:3028))
        (PORT d[7] (3573:3573:3573) (3573:3573:3573))
        (PORT d[8] (3482:3482:3482) (3482:3482:3482))
        (PORT d[9] (2680:2680:2680) (2680:2680:2680))
        (PORT d[10] (4225:4225:4225) (4225:4225:4225))
        (PORT d[11] (3656:3656:3656) (3656:3656:3656))
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT ena (2792:2792:2792) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2083:2083:2083) (2083:2083:2083))
        (PORT d[0] (2792:2792:2792) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a461\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (3321:3321:3321) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3180:3180:3180))
        (PORT d[1] (3492:3492:3492) (3492:3492:3492))
        (PORT d[2] (3171:3171:3171) (3171:3171:3171))
        (PORT d[3] (3731:3731:3731) (3731:3731:3731))
        (PORT d[4] (3788:3788:3788) (3788:3788:3788))
        (PORT d[5] (3408:3408:3408) (3408:3408:3408))
        (PORT d[6] (3562:3562:3562) (3562:3562:3562))
        (PORT d[7] (4541:4541:4541) (4541:4541:4541))
        (PORT d[8] (4098:4098:4098) (4098:4098:4098))
        (PORT d[9] (3621:3621:3621) (3621:3621:3621))
        (PORT d[10] (3624:3624:3624) (3624:3624:3624))
        (PORT d[11] (2976:2976:2976) (2976:2976:2976))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (3321:3321:3321) (3321:3321:3321))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d[0] (3321:3321:3321) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a493\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3277:3277:3277))
        (PORT d[1] (4099:4099:4099) (4099:4099:4099))
        (PORT d[2] (3405:3405:3405) (3405:3405:3405))
        (PORT d[3] (3110:3110:3110) (3110:3110:3110))
        (PORT d[4] (3817:3817:3817) (3817:3817:3817))
        (PORT d[5] (3924:3924:3924) (3924:3924:3924))
        (PORT d[6] (3354:3354:3354) (3354:3354:3354))
        (PORT d[7] (3444:3444:3444) (3444:3444:3444))
        (PORT d[8] (3697:3697:3697) (3697:3697:3697))
        (PORT d[9] (2687:2687:2687) (2687:2687:2687))
        (PORT d[10] (3884:3884:3884) (3884:3884:3884))
        (PORT d[11] (3232:3232:3232) (3232:3232:3232))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2367:2367:2367))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (2361:2361:2361) (2361:2361:2361))
        (PORT datad (1696:1696:1696) (1696:1696:1696))
        (PORT datae (2347:2347:2347) (2347:2347:2347))
        (PORT dataf (2164:2164:2164) (2164:2164:2164))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3101:3101:3101) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2970:2970:2970))
        (PORT d[1] (2300:2300:2300) (2300:2300:2300))
        (PORT d[2] (2336:2336:2336) (2336:2336:2336))
        (PORT d[3] (2791:2791:2791) (2791:2791:2791))
        (PORT d[4] (2273:2273:2273) (2273:2273:2273))
        (PORT d[5] (2702:2702:2702) (2702:2702:2702))
        (PORT d[6] (2731:2731:2731) (2731:2731:2731))
        (PORT d[7] (2478:2478:2478) (2478:2478:2478))
        (PORT d[8] (2923:2923:2923) (2923:2923:2923))
        (PORT d[9] (2133:2133:2133) (2133:2133:2133))
        (PORT d[10] (2830:2830:2830) (2830:2830:2830))
        (PORT d[11] (2886:2886:2886) (2886:2886:2886))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3101:3101:3101) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3101:3101:3101) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3258:3258:3258) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3430:3430:3430))
        (PORT d[1] (2137:2137:2137) (2137:2137:2137))
        (PORT d[2] (2782:2782:2782) (2782:2782:2782))
        (PORT d[3] (3072:3072:3072) (3072:3072:3072))
        (PORT d[4] (2519:2519:2519) (2519:2519:2519))
        (PORT d[5] (2620:2620:2620) (2620:2620:2620))
        (PORT d[6] (2795:2795:2795) (2795:2795:2795))
        (PORT d[7] (2707:2707:2707) (2707:2707:2707))
        (PORT d[8] (2809:2809:2809) (2809:2809:2809))
        (PORT d[9] (3291:3291:3291) (3291:3291:3291))
        (PORT d[10] (2852:2852:2852) (2852:2852:2852))
        (PORT d[11] (3820:3820:3820) (3820:3820:3820))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3258:3258:3258) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3258:3258:3258) (3258:3258:3258))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2864:2864:2864) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2835:2835:2835))
        (PORT d[1] (3434:3434:3434) (3434:3434:3434))
        (PORT d[2] (3080:3080:3080) (3080:3080:3080))
        (PORT d[3] (3298:3298:3298) (3298:3298:3298))
        (PORT d[4] (2518:2518:2518) (2518:2518:2518))
        (PORT d[5] (3521:3521:3521) (3521:3521:3521))
        (PORT d[6] (3391:3391:3391) (3391:3391:3391))
        (PORT d[7] (3051:3051:3051) (3051:3051:3051))
        (PORT d[8] (3486:3486:3486) (3486:3486:3486))
        (PORT d[9] (2643:2643:2643) (2643:2643:2643))
        (PORT d[10] (3948:3948:3948) (3948:3948:3948))
        (PORT d[11] (3622:3622:3622) (3622:3622:3622))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2864:2864:2864) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2864:2864:2864) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (2849:2849:2849) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3240:3240:3240))
        (PORT d[1] (3264:3264:3264) (3264:3264:3264))
        (PORT d[2] (3875:3875:3875) (3875:3875:3875))
        (PORT d[3] (3582:3582:3582) (3582:3582:3582))
        (PORT d[4] (2624:2624:2624) (2624:2624:2624))
        (PORT d[5] (3921:3921:3921) (3921:3921:3921))
        (PORT d[6] (2943:2943:2943) (2943:2943:2943))
        (PORT d[7] (3079:3079:3079) (3079:3079:3079))
        (PORT d[8] (3429:3429:3429) (3429:3429:3429))
        (PORT d[9] (3206:3206:3206) (3206:3206:3206))
        (PORT d[10] (3219:3219:3219) (3219:3219:3219))
        (PORT d[11] (3699:3699:3699) (3699:3699:3699))
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT ena (2849:2849:2849) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2080:2080:2080) (2080:2080:2080))
        (PORT d[0] (2849:2849:2849) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2017:2017:2017))
        (PORT datab (843:843:843) (843:843:843))
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (2092:2092:2092) (2092:2092:2092))
        (PORT datae (1592:1592:1592) (1592:1592:1592))
        (PORT dataf (1682:1682:1682) (1682:1682:1682))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2031:2031:2031))
        (PORT datab (2059:2059:2059) (2059:2059:2059))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (244:244:244) (244:244:244))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (865:865:865) (865:865:865))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (PORT ena (2869:2869:2869) (2869:2869:2869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[2\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2293:2293:2293))
        (PORT datac (1980:1980:1980) (1980:1980:1980))
        (PORT dataf (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3446:3446:3446))
        (PORT d[1] (2850:2850:2850) (2850:2850:2850))
        (PORT d[2] (2996:2996:2996) (2996:2996:2996))
        (PORT d[3] (2895:2895:2895) (2895:2895:2895))
        (PORT d[4] (2582:2582:2582) (2582:2582:2582))
        (PORT d[5] (4314:4314:4314) (4314:4314:4314))
        (PORT d[6] (3617:3617:3617) (3617:3617:3617))
        (PORT d[7] (3220:3220:3220) (3220:3220:3220))
        (PORT d[8] (3094:3094:3094) (3094:3094:3094))
        (PORT d[9] (2888:2888:2888) (2888:2888:2888))
        (PORT d[10] (2764:2764:2764) (2764:2764:2764))
        (PORT d[11] (4557:4557:4557) (4557:4557:4557))
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2070:2070:2070))
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a468\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2796:2796:2796) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3685:3685:3685))
        (PORT d[1] (2407:2407:2407) (2407:2407:2407))
        (PORT d[2] (3615:3615:3615) (3615:3615:3615))
        (PORT d[3] (2569:2569:2569) (2569:2569:2569))
        (PORT d[4] (2491:2491:2491) (2491:2491:2491))
        (PORT d[5] (2600:2600:2600) (2600:2600:2600))
        (PORT d[6] (3118:3118:3118) (3118:3118:3118))
        (PORT d[7] (2726:2726:2726) (2726:2726:2726))
        (PORT d[8] (2709:2709:2709) (2709:2709:2709))
        (PORT d[9] (2329:2329:2329) (2329:2329:2329))
        (PORT d[10] (2876:2876:2876) (2876:2876:2876))
        (PORT d[11] (3163:3163:3163) (3163:3163:3163))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2796:2796:2796) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2796:2796:2796) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3628:3628:3628) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3548:3548:3548))
        (PORT d[1] (2962:2962:2962) (2962:2962:2962))
        (PORT d[2] (3637:3637:3637) (3637:3637:3637))
        (PORT d[3] (3388:3388:3388) (3388:3388:3388))
        (PORT d[4] (3147:3147:3147) (3147:3147:3147))
        (PORT d[5] (4299:4299:4299) (4299:4299:4299))
        (PORT d[6] (3183:3183:3183) (3183:3183:3183))
        (PORT d[7] (3534:3534:3534) (3534:3534:3534))
        (PORT d[8] (3643:3643:3643) (3643:3643:3643))
        (PORT d[9] (3157:3157:3157) (3157:3157:3157))
        (PORT d[10] (3352:3352:3352) (3352:3352:3352))
        (PORT d[11] (3252:3252:3252) (3252:3252:3252))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (3628:3628:3628) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (3628:3628:3628) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3408:3408:3408) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3557:3557:3557))
        (PORT d[1] (3407:3407:3407) (3407:3407:3407))
        (PORT d[2] (4274:4274:4274) (4274:4274:4274))
        (PORT d[3] (3444:3444:3444) (3444:3444:3444))
        (PORT d[4] (3405:3405:3405) (3405:3405:3405))
        (PORT d[5] (4324:4324:4324) (4324:4324:4324))
        (PORT d[6] (3266:3266:3266) (3266:3266:3266))
        (PORT d[7] (3253:3253:3253) (3253:3253:3253))
        (PORT d[8] (3689:3689:3689) (3689:3689:3689))
        (PORT d[9] (3186:3186:3186) (3186:3186:3186))
        (PORT d[10] (3632:3632:3632) (3632:3632:3632))
        (PORT d[11] (3622:3622:3622) (3622:3622:3622))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3408:3408:3408) (3408:3408:3408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3408:3408:3408) (3408:3408:3408))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2077:2077:2077))
        (PORT datab (855:855:855) (855:855:855))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (1195:1195:1195) (1195:1195:1195))
        (PORT datae (1985:1985:1985) (1985:1985:1985))
        (PORT dataf (1920:1920:1920) (1920:1920:1920))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (3056:3056:3056) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3271:3271:3271))
        (PORT d[1] (2911:2911:2911) (2911:2911:2911))
        (PORT d[2] (3371:3371:3371) (3371:3371:3371))
        (PORT d[3] (3095:3095:3095) (3095:3095:3095))
        (PORT d[4] (2925:2925:2925) (2925:2925:2925))
        (PORT d[5] (3963:3963:3963) (3963:3963:3963))
        (PORT d[6] (3261:3261:3261) (3261:3261:3261))
        (PORT d[7] (4294:4294:4294) (4294:4294:4294))
        (PORT d[8] (3253:3253:3253) (3253:3253:3253))
        (PORT d[9] (3458:3458:3458) (3458:3458:3458))
        (PORT d[10] (3334:3334:3334) (3334:3334:3334))
        (PORT d[11] (4261:4261:4261) (4261:4261:4261))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT ena (3056:3056:3056) (3056:3056:3056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
        (PORT d[0] (3056:3056:3056) (3056:3056:3056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2833:2833:2833) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3146:3146:3146))
        (PORT d[1] (2513:2513:2513) (2513:2513:2513))
        (PORT d[2] (3566:3566:3566) (3566:3566:3566))
        (PORT d[3] (3113:3113:3113) (3113:3113:3113))
        (PORT d[4] (2797:2797:2797) (2797:2797:2797))
        (PORT d[5] (2647:2647:2647) (2647:2647:2647))
        (PORT d[6] (2826:2826:2826) (2826:2826:2826))
        (PORT d[7] (2678:2678:2678) (2678:2678:2678))
        (PORT d[8] (2786:2786:2786) (2786:2786:2786))
        (PORT d[9] (3281:3281:3281) (3281:3281:3281))
        (PORT d[10] (2841:2841:2841) (2841:2841:2841))
        (PORT d[11] (4349:4349:4349) (4349:4349:4349))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2833:2833:2833) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2833:2833:2833) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3259:3259:3259) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3223:3223:3223))
        (PORT d[1] (2962:2962:2962) (2962:2962:2962))
        (PORT d[2] (4152:4152:4152) (4152:4152:4152))
        (PORT d[3] (3424:3424:3424) (3424:3424:3424))
        (PORT d[4] (3031:3031:3031) (3031:3031:3031))
        (PORT d[5] (3981:3981:3981) (3981:3981:3981))
        (PORT d[6] (2912:2912:2912) (2912:2912:2912))
        (PORT d[7] (3586:3586:3586) (3586:3586:3586))
        (PORT d[8] (3626:3626:3626) (3626:3626:3626))
        (PORT d[9] (3081:3081:3081) (3081:3081:3081))
        (PORT d[10] (3666:3666:3666) (3666:3666:3666))
        (PORT d[11] (3568:3568:3568) (3568:3568:3568))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3259:3259:3259) (3259:3259:3259))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3259:3259:3259) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (4035:4035:4035) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
        (PORT d[1] (2627:2627:2627) (2627:2627:2627))
        (PORT d[2] (4182:4182:4182) (4182:4182:4182))
        (PORT d[3] (3146:3146:3146) (3146:3146:3146))
        (PORT d[4] (3005:3005:3005) (3005:3005:3005))
        (PORT d[5] (3948:3948:3948) (3948:3948:3948))
        (PORT d[6] (2823:2823:2823) (2823:2823:2823))
        (PORT d[7] (3926:3926:3926) (3926:3926:3926))
        (PORT d[8] (3331:3331:3331) (3331:3331:3331))
        (PORT d[9] (3127:3127:3127) (3127:3127:3127))
        (PORT d[10] (3593:3593:3593) (3593:3593:3593))
        (PORT d[11] (3602:3602:3602) (3602:3602:3602))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (4035:4035:4035) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (4035:4035:4035) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a500\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2075:2075:2075))
        (PORT datab (1212:1212:1212) (1212:1212:1212))
        (PORT datac (1167:1167:1167) (1167:1167:1167))
        (PORT datad (855:855:855) (855:855:855))
        (PORT datae (1903:1903:1903) (1903:1903:1903))
        (PORT dataf (1932:1932:1932) (1932:1932:1932))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3674:3674:3674) (3674:3674:3674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (3951:3951:3951))
        (PORT d[1] (3449:3449:3449) (3449:3449:3449))
        (PORT d[2] (4042:4042:4042) (4042:4042:4042))
        (PORT d[3] (3446:3446:3446) (3446:3446:3446))
        (PORT d[4] (3181:3181:3181) (3181:3181:3181))
        (PORT d[5] (4622:4622:4622) (4622:4622:4622))
        (PORT d[6] (3270:3270:3270) (3270:3270:3270))
        (PORT d[7] (3522:3522:3522) (3522:3522:3522))
        (PORT d[8] (3699:3699:3699) (3699:3699:3699))
        (PORT d[9] (3482:3482:3482) (3482:3482:3482))
        (PORT d[10] (3363:3363:3363) (3363:3363:3363))
        (PORT d[11] (3661:3661:3661) (3661:3661:3661))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3674:3674:3674) (3674:3674:3674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3674:3674:3674) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2913:2913:2913) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3644:3644:3644))
        (PORT d[1] (2848:2848:2848) (2848:2848:2848))
        (PORT d[2] (3026:3026:3026) (3026:3026:3026))
        (PORT d[3] (3130:3130:3130) (3130:3130:3130))
        (PORT d[4] (2573:2573:2573) (2573:2573:2573))
        (PORT d[5] (2936:2936:2936) (2936:2936:2936))
        (PORT d[6] (2779:2779:2779) (2779:2779:2779))
        (PORT d[7] (2693:2693:2693) (2693:2693:2693))
        (PORT d[8] (3354:3354:3354) (3354:3354:3354))
        (PORT d[9] (3237:3237:3237) (3237:3237:3237))
        (PORT d[10] (2767:2767:2767) (2767:2767:2767))
        (PORT d[11] (4312:4312:4312) (4312:4312:4312))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2913:2913:2913) (2913:2913:2913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2913:2913:2913) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a436\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3735:3735:3735) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3613:3613:3613))
        (PORT d[1] (3106:3106:3106) (3106:3106:3106))
        (PORT d[2] (3662:3662:3662) (3662:3662:3662))
        (PORT d[3] (3653:3653:3653) (3653:3653:3653))
        (PORT d[4] (3383:3383:3383) (3383:3383:3383))
        (PORT d[5] (4415:4415:4415) (4415:4415:4415))
        (PORT d[6] (3402:3402:3402) (3402:3402:3402))
        (PORT d[7] (4740:4740:4740) (4740:4740:4740))
        (PORT d[8] (4016:4016:4016) (4016:4016:4016))
        (PORT d[9] (3973:3973:3973) (3973:3973:3973))
        (PORT d[10] (3942:3942:3942) (3942:3942:3942))
        (PORT d[11] (4686:4686:4686) (4686:4686:4686))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (3735:3735:3735) (3735:3735:3735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (3735:3735:3735) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3178:3178:3178) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4386:4386:4386))
        (PORT d[1] (2873:2873:2873) (2873:2873:2873))
        (PORT d[2] (3165:3165:3165) (3165:3165:3165))
        (PORT d[3] (3028:3028:3028) (3028:3028:3028))
        (PORT d[4] (2878:2878:2878) (2878:2878:2878))
        (PORT d[5] (3806:3806:3806) (3806:3806:3806))
        (PORT d[6] (3122:3122:3122) (3122:3122:3122))
        (PORT d[7] (3410:3410:3410) (3410:3410:3410))
        (PORT d[8] (3153:3153:3153) (3153:3153:3153))
        (PORT d[9] (3051:3051:3051) (3051:3051:3051))
        (PORT d[10] (3766:3766:3766) (3766:3766:3766))
        (PORT d[11] (4606:4606:4606) (4606:4606:4606))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3178:3178:3178) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3178:3178:3178) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2067:2067:2067))
        (PORT datab (1216:1216:1216) (1216:1216:1216))
        (PORT datac (1559:1559:1559) (1559:1559:1559))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (2448:2448:2448) (2448:2448:2448))
        (PORT dataf (1480:1480:1480) (1480:1480:1480))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3106:3106:3106) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3179:3179:3179))
        (PORT d[1] (2462:2462:2462) (2462:2462:2462))
        (PORT d[2] (2959:2959:2959) (2959:2959:2959))
        (PORT d[3] (3161:3161:3161) (3161:3161:3161))
        (PORT d[4] (2116:2116:2116) (2116:2116:2116))
        (PORT d[5] (2597:2597:2597) (2597:2597:2597))
        (PORT d[6] (2518:2518:2518) (2518:2518:2518))
        (PORT d[7] (2913:2913:2913) (2913:2913:2913))
        (PORT d[8] (3081:3081:3081) (3081:3081:3081))
        (PORT d[9] (2917:2917:2917) (2917:2917:2917))
        (PORT d[10] (2686:2686:2686) (2686:2686:2686))
        (PORT d[11] (3283:3283:3283) (3283:3283:3283))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3106:3106:3106) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3106:3106:3106) (3106:3106:3106))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3270:3270:3270) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3453:3453:3453))
        (PORT d[1] (2943:2943:2943) (2943:2943:2943))
        (PORT d[2] (3951:3951:3951) (3951:3951:3951))
        (PORT d[3] (3647:3647:3647) (3647:3647:3647))
        (PORT d[4] (3012:3012:3012) (3012:3012:3012))
        (PORT d[5] (3951:3951:3951) (3951:3951:3951))
        (PORT d[6] (2922:2922:2922) (2922:2922:2922))
        (PORT d[7] (3549:3549:3549) (3549:3549:3549))
        (PORT d[8] (3405:3405:3405) (3405:3405:3405))
        (PORT d[9] (2605:2605:2605) (2605:2605:2605))
        (PORT d[10] (3416:3416:3416) (3416:3416:3416))
        (PORT d[11] (3329:3329:3329) (3329:3329:3329))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3270:3270:3270) (3270:3270:3270))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3270:3270:3270) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2852:2852:2852) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3656:3656:3656))
        (PORT d[1] (2904:2904:2904) (2904:2904:2904))
        (PORT d[2] (2823:2823:2823) (2823:2823:2823))
        (PORT d[3] (3367:3367:3367) (3367:3367:3367))
        (PORT d[4] (3068:3068:3068) (3068:3068:3068))
        (PORT d[5] (3108:3108:3108) (3108:3108:3108))
        (PORT d[6] (3117:3117:3117) (3117:3117:3117))
        (PORT d[7] (3411:3411:3411) (3411:3411:3411))
        (PORT d[8] (3483:3483:3483) (3483:3483:3483))
        (PORT d[9] (3422:3422:3422) (3422:3422:3422))
        (PORT d[10] (3359:3359:3359) (3359:3359:3359))
        (PORT d[11] (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2852:2852:2852) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2852:2852:2852) (2852:2852:2852))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (3501:3501:3501) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (3979:3979:3979))
        (PORT d[1] (3141:3141:3141) (3141:3141:3141))
        (PORT d[2] (3666:3666:3666) (3666:3666:3666))
        (PORT d[3] (3864:3864:3864) (3864:3864:3864))
        (PORT d[4] (3358:3358:3358) (3358:3358:3358))
        (PORT d[5] (4762:4762:4762) (4762:4762:4762))
        (PORT d[6] (3751:3751:3751) (3751:3751:3751))
        (PORT d[7] (4234:4234:4234) (4234:4234:4234))
        (PORT d[8] (3935:3935:3935) (3935:3935:3935))
        (PORT d[9] (4334:4334:4334) (4334:4334:4334))
        (PORT d[10] (3581:3581:3581) (3581:3581:3581))
        (PORT d[11] (4817:4817:4817) (4817:4817:4817))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (3501:3501:3501) (3501:3501:3501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d[0] (3501:3501:3501) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2076:2076:2076))
        (PORT datab (1209:1209:1209) (1209:1209:1209))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (1602:1602:1602) (1602:1602:1602))
        (PORT datae (2111:2111:2111) (2111:2111:2111))
        (PORT dataf (2269:2269:2269) (2269:2269:2269))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3045:3045:3045) (3045:3045:3045))
        (PORT datab (3046:3046:3046) (3046:3046:3046))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (246:246:246) (246:246:246))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (3520:3520:3520) (3520:3520:3520))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1972:1972:1972) (1972:1972:1972))
        (PORT datac (1904:1904:1904) (1904:1904:1904))
        (PORT dataf (1561:1561:1561) (1561:1561:1561))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2838:2838:2838) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2565:2565:2565))
        (PORT d[1] (2142:2142:2142) (2142:2142:2142))
        (PORT d[2] (2074:2074:2074) (2074:2074:2074))
        (PORT d[3] (2797:2797:2797) (2797:2797:2797))
        (PORT d[4] (1916:1916:1916) (1916:1916:1916))
        (PORT d[5] (3186:3186:3186) (3186:3186:3186))
        (PORT d[6] (2186:2186:2186) (2186:2186:2186))
        (PORT d[7] (3864:3864:3864) (3864:3864:3864))
        (PORT d[8] (2622:2622:2622) (2622:2622:2622))
        (PORT d[9] (4045:4045:4045) (4045:4045:4045))
        (PORT d[10] (3417:3417:3417) (3417:3417:3417))
        (PORT d[11] (2724:2724:2724) (2724:2724:2724))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2838:2838:2838) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2838:2838:2838) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a432\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3083:3083:3083) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2901:2901:2901))
        (PORT d[1] (2626:2626:2626) (2626:2626:2626))
        (PORT d[2] (2359:2359:2359) (2359:2359:2359))
        (PORT d[3] (3015:3015:3015) (3015:3015:3015))
        (PORT d[4] (2911:2911:2911) (2911:2911:2911))
        (PORT d[5] (3862:3862:3862) (3862:3862:3862))
        (PORT d[6] (2711:2711:2711) (2711:2711:2711))
        (PORT d[7] (4418:4418:4418) (4418:4418:4418))
        (PORT d[8] (3414:3414:3414) (3414:3414:3414))
        (PORT d[9] (4689:4689:4689) (4689:4689:4689))
        (PORT d[10] (3943:3943:3943) (3943:3943:3943))
        (PORT d[11] (3038:3038:3038) (3038:3038:3038))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3083:3083:3083) (3083:3083:3083))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (3083:3083:3083) (3083:3083:3083))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3238:3238:3238) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2908:2908:2908))
        (PORT d[1] (2655:2655:2655) (2655:2655:2655))
        (PORT d[2] (2211:2211:2211) (2211:2211:2211))
        (PORT d[3] (3150:3150:3150) (3150:3150:3150))
        (PORT d[4] (2022:2022:2022) (2022:2022:2022))
        (PORT d[5] (3868:3868:3868) (3868:3868:3868))
        (PORT d[6] (2518:2518:2518) (2518:2518:2518))
        (PORT d[7] (3906:3906:3906) (3906:3906:3906))
        (PORT d[8] (2876:2876:2876) (2876:2876:2876))
        (PORT d[9] (5031:5031:5031) (5031:5031:5031))
        (PORT d[10] (3323:3323:3323) (3323:3323:3323))
        (PORT d[11] (3383:3383:3383) (3383:3383:3383))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3238:3238:3238) (3238:3238:3238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (3238:3238:3238) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (348:348:348))
        (PORT datab (1799:1799:1799) (1799:1799:1799))
        (PORT datac (1926:1926:1926) (1926:1926:1926))
        (PORT datad (638:638:638) (638:638:638))
        (PORT datae (1855:1855:1855) (1855:1855:1855))
        (PORT dataf (1479:1479:1479) (1479:1479:1479))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2592:2592:2592))
        (PORT d[1] (2328:2328:2328) (2328:2328:2328))
        (PORT d[2] (2330:2330:2330) (2330:2330:2330))
        (PORT d[3] (3120:3120:3120) (3120:3120:3120))
        (PORT d[4] (2334:2334:2334) (2334:2334:2334))
        (PORT d[5] (3544:3544:3544) (3544:3544:3544))
        (PORT d[6] (2563:2563:2563) (2563:2563:2563))
        (PORT d[7] (4705:4705:4705) (4705:4705:4705))
        (PORT d[8] (3366:3366:3366) (3366:3366:3366))
        (PORT d[9] (4717:4717:4717) (4717:4717:4717))
        (PORT d[10] (4214:4214:4214) (4214:4214:4214))
        (PORT d[11] (3337:3337:3337) (3337:3337:3337))
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (PORT d[0] (2883:2883:2883) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a496\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3532:3532:3532) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3758:3758:3758))
        (PORT d[1] (2839:2839:2839) (2839:2839:2839))
        (PORT d[2] (2806:2806:2806) (2806:2806:2806))
        (PORT d[3] (3961:3961:3961) (3961:3961:3961))
        (PORT d[4] (4041:4041:4041) (4041:4041:4041))
        (PORT d[5] (3807:3807:3807) (3807:3807:3807))
        (PORT d[6] (3138:3138:3138) (3138:3138:3138))
        (PORT d[7] (3351:3351:3351) (3351:3351:3351))
        (PORT d[8] (3527:3527:3527) (3527:3527:3527))
        (PORT d[9] (3550:3550:3550) (3550:3550:3550))
        (PORT d[10] (3418:3418:3418) (3418:3418:3418))
        (PORT d[11] (2925:2925:2925) (2925:2925:2925))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3532:3532:3532) (3532:3532:3532))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (3532:3532:3532) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (2911:2911:2911) (2911:2911:2911))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3242:3242:3242) (3242:3242:3242))
        (PORT d[1] (2921:2921:2921) (2921:2921:2921))
        (PORT d[2] (3675:3675:3675) (3675:3675:3675))
        (PORT d[3] (3488:3488:3488) (3488:3488:3488))
        (PORT d[4] (2644:2644:2644) (2644:2644:2644))
        (PORT d[5] (3943:3943:3943) (3943:3943:3943))
        (PORT d[6] (2967:2967:2967) (2967:2967:2967))
        (PORT d[7] (4280:4280:4280) (4280:4280:4280))
        (PORT d[8] (3537:3537:3537) (3537:3537:3537))
        (PORT d[9] (3431:3431:3431) (3431:3431:3431))
        (PORT d[10] (3233:3233:3233) (3233:3233:3233))
        (PORT d[11] (3965:3965:3965) (3965:3965:3965))
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT ena (2911:2911:2911) (2911:2911:2911))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2088:2088:2088) (2088:2088:2088))
        (PORT d[0] (2911:2911:2911) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3033:3033:3033) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2928:2928:2928))
        (PORT d[1] (2697:2697:2697) (2697:2697:2697))
        (PORT d[2] (2588:2588:2588) (2588:2588:2588))
        (PORT d[3] (2819:2819:2819) (2819:2819:2819))
        (PORT d[4] (2333:2333:2333) (2333:2333:2333))
        (PORT d[5] (3894:3894:3894) (3894:3894:3894))
        (PORT d[6] (2509:2509:2509) (2509:2509:2509))
        (PORT d[7] (3956:3956:3956) (3956:3956:3956))
        (PORT d[8] (2652:2652:2652) (2652:2652:2652))
        (PORT d[9] (5059:5059:5059) (5059:5059:5059))
        (PORT d[10] (3356:3356:3356) (3356:3356:3356))
        (PORT d[11] (3670:3670:3670) (3670:3670:3670))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3033:3033:3033) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3033:3033:3033) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (1878:1878:1878) (1878:1878:1878))
        (PORT datac (1996:1996:1996) (1996:1996:1996))
        (PORT datad (1808:1808:1808) (1808:1808:1808))
        (PORT datae (1995:1995:1995) (1995:1995:1995))
        (PORT dataf (1470:1470:1470) (1470:1470:1470))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3180:3180:3180) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2979:2979:2979))
        (PORT d[1] (2333:2333:2333) (2333:2333:2333))
        (PORT d[2] (3363:3363:3363) (3363:3363:3363))
        (PORT d[3] (3196:3196:3196) (3196:3196:3196))
        (PORT d[4] (2471:2471:2471) (2471:2471:2471))
        (PORT d[5] (2627:2627:2627) (2627:2627:2627))
        (PORT d[6] (2632:2632:2632) (2632:2632:2632))
        (PORT d[7] (2586:2586:2586) (2586:2586:2586))
        (PORT d[8] (3055:3055:3055) (3055:3055:3055))
        (PORT d[9] (2818:2818:2818) (2818:2818:2818))
        (PORT d[10] (3025:3025:3025) (3025:3025:3025))
        (PORT d[11] (3140:3140:3140) (3140:3140:3140))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3180:3180:3180) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3180:3180:3180) (3180:3180:3180))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2966:2966:2966))
        (PORT d[1] (2058:2058:2058) (2058:2058:2058))
        (PORT d[2] (3362:3362:3362) (3362:3362:3362))
        (PORT d[3] (2609:2609:2609) (2609:2609:2609))
        (PORT d[4] (2433:2433:2433) (2433:2433:2433))
        (PORT d[5] (2600:2600:2600) (2600:2600:2600))
        (PORT d[6] (3170:3170:3170) (3170:3170:3170))
        (PORT d[7] (3619:3619:3619) (3619:3619:3619))
        (PORT d[8] (2730:2730:2730) (2730:2730:2730))
        (PORT d[9] (2563:2563:2563) (2563:2563:2563))
        (PORT d[10] (2999:2999:2999) (2999:2999:2999))
        (PORT d[11] (3055:3055:3055) (3055:3055:3055))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2728:2728:2728) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (3011:3011:3011))
        (PORT d[1] (2360:2360:2360) (2360:2360:2360))
        (PORT d[2] (2272:2272:2272) (2272:2272:2272))
        (PORT d[3] (3430:3430:3430) (3430:3430:3430))
        (PORT d[4] (2100:2100:2100) (2100:2100:2100))
        (PORT d[5] (2625:2625:2625) (2625:2625:2625))
        (PORT d[6] (2639:2639:2639) (2639:2639:2639))
        (PORT d[7] (2642:2642:2642) (2642:2642:2642))
        (PORT d[8] (2753:2753:2753) (2753:2753:2753))
        (PORT d[9] (2345:2345:2345) (2345:2345:2345))
        (PORT d[10] (2676:2676:2676) (2676:2676:2676))
        (PORT d[11] (3118:3118:3118) (3118:3118:3118))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2810:2810:2810) (2810:2810:2810))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (2810:2810:2810) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3062:3062:3062))
        (PORT d[1] (2345:2345:2345) (2345:2345:2345))
        (PORT d[2] (3625:3625:3625) (3625:3625:3625))
        (PORT d[3] (2889:2889:2889) (2889:2889:2889))
        (PORT d[4] (2491:2491:2491) (2491:2491:2491))
        (PORT d[5] (2948:2948:2948) (2948:2948:2948))
        (PORT d[6] (3990:3990:3990) (3990:3990:3990))
        (PORT d[7] (3609:3609:3609) (3609:3609:3609))
        (PORT d[8] (3007:3007:3007) (3007:3007:3007))
        (PORT d[9] (2535:2535:2535) (2535:2535:2535))
        (PORT d[10] (3067:3067:3067) (3067:3067:3067))
        (PORT d[11] (3138:3138:3138) (3138:3138:3138))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1048:1048:1048))
        (PORT datab (846:846:846) (846:846:846))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (2042:2042:2042) (2042:2042:2042))
        (PORT datae (839:839:839) (839:839:839))
        (PORT dataf (526:526:526) (526:526:526))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2906:2906:2906) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
        (PORT d[1] (2466:2466:2466) (2466:2466:2466))
        (PORT d[2] (2228:2228:2228) (2228:2228:2228))
        (PORT d[3] (2581:2581:2581) (2581:2581:2581))
        (PORT d[4] (1879:1879:1879) (1879:1879:1879))
        (PORT d[5] (2322:2322:2322) (2322:2322:2322))
        (PORT d[6] (1797:1797:1797) (1797:1797:1797))
        (PORT d[7] (3160:3160:3160) (3160:3160:3160))
        (PORT d[8] (2230:2230:2230) (2230:2230:2230))
        (PORT d[9] (3986:3986:3986) (3986:3986:3986))
        (PORT d[10] (3006:3006:3006) (3006:3006:3006))
        (PORT d[11] (2203:2203:2203) (2203:2203:2203))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2906:2906:2906) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2906:2906:2906) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3043:3043:3043) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2376:2376:2376))
        (PORT d[1] (2126:2126:2126) (2126:2126:2126))
        (PORT d[2] (2068:2068:2068) (2068:2068:2068))
        (PORT d[3] (3062:3062:3062) (3062:3062:3062))
        (PORT d[4] (1906:1906:1906) (1906:1906:1906))
        (PORT d[5] (3146:3146:3146) (3146:3146:3146))
        (PORT d[6] (1850:1850:1850) (1850:1850:1850))
        (PORT d[7] (4193:4193:4193) (4193:4193:4193))
        (PORT d[8] (2837:2837:2837) (2837:2837:2837))
        (PORT d[9] (2625:2625:2625) (2625:2625:2625))
        (PORT d[10] (3426:3426:3426) (3426:3426:3426))
        (PORT d[11] (2731:2731:2731) (2731:2731:2731))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3043:3043:3043) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (3043:3043:3043) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a464\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3423:3423:3423) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3297:3297:3297))
        (PORT d[1] (2991:2991:2991) (2991:2991:2991))
        (PORT d[2] (3918:3918:3918) (3918:3918:3918))
        (PORT d[3] (3084:3084:3084) (3084:3084:3084))
        (PORT d[4] (3021:3021:3021) (3021:3021:3021))
        (PORT d[5] (4247:4247:4247) (4247:4247:4247))
        (PORT d[6] (2942:2942:2942) (2942:2942:2942))
        (PORT d[7] (3331:3331:3331) (3331:3331:3331))
        (PORT d[8] (3323:3323:3323) (3323:3323:3323))
        (PORT d[9] (2905:2905:2905) (2905:2905:2905))
        (PORT d[10] (3424:3424:3424) (3424:3424:3424))
        (PORT d[11] (3294:3294:3294) (3294:3294:3294))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3423:3423:3423) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3423:3423:3423) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (824:824:824) (824:824:824))
        (PORT datac (1932:1932:1932) (1932:1932:1932))
        (PORT datad (839:839:839) (839:839:839))
        (PORT datae (1981:1981:1981) (1981:1981:1981))
        (PORT dataf (1766:1766:1766) (1766:1766:1766))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1895:1895:1895))
        (PORT datab (1915:1915:1915) (1915:1915:1915))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (1594:1594:1594) (1594:1594:1594))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1879:1879:1879) (1879:1879:1879))
        (PORT ena (2898:2898:2898) (2898:2898:2898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[0\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1972:1972:1972) (1972:1972:1972))
        (PORT datac (1731:1731:1731) (1731:1731:1731))
        (PORT dataf (1499:1499:1499) (1499:1499:1499))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (298:298:298))
        (PORT datab (297:297:297) (297:297:297))
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (255:255:255) (255:255:255))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1885:1885:1885) (1885:1885:1885))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2623:2623:2623))
        (PORT d[1] (2836:2836:2836) (2836:2836:2836))
        (PORT d[2] (2511:2511:2511) (2511:2511:2511))
        (PORT d[3] (2236:2236:2236) (2236:2236:2236))
        (PORT d[4] (2870:2870:2870) (2870:2870:2870))
        (PORT d[5] (2754:2754:2754) (2754:2754:2754))
        (PORT d[6] (2564:2564:2564) (2564:2564:2564))
        (PORT d[7] (2391:2391:2391) (2391:2391:2391))
        (PORT d[8] (2487:2487:2487) (2487:2487:2487))
        (PORT d[9] (2007:2007:2007) (2007:2007:2007))
        (PORT d[10] (2157:2157:2157) (2157:2157:2157))
        (PORT d[11] (2643:2643:2643) (2643:2643:2643))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2099:2099:2099) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
        (PORT d[1] (2898:2898:2898) (2898:2898:2898))
        (PORT d[2] (2444:2444:2444) (2444:2444:2444))
        (PORT d[3] (2184:2184:2184) (2184:2184:2184))
        (PORT d[4] (3213:3213:3213) (3213:3213:3213))
        (PORT d[5] (3204:3204:3204) (3204:3204:3204))
        (PORT d[6] (2211:2211:2211) (2211:2211:2211))
        (PORT d[7] (2320:2320:2320) (2320:2320:2320))
        (PORT d[8] (2197:2197:2197) (2197:2197:2197))
        (PORT d[9] (1959:1959:1959) (1959:1959:1959))
        (PORT d[10] (2154:2154:2154) (2154:2154:2154))
        (PORT d[11] (2974:2974:2974) (2974:2974:2974))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (1613:1613:1613) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (1613:1613:1613) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2097:2097:2097) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3225:3225:3225) (3225:3225:3225))
        (PORT d[1] (3285:3285:3285) (3285:3285:3285))
        (PORT d[2] (3211:3211:3211) (3211:3211:3211))
        (PORT d[3] (3280:3280:3280) (3280:3280:3280))
        (PORT d[4] (3306:3306:3306) (3306:3306:3306))
        (PORT d[5] (3467:3467:3467) (3467:3467:3467))
        (PORT d[6] (3201:3201:3201) (3201:3201:3201))
        (PORT d[7] (3447:3447:3447) (3447:3447:3447))
        (PORT d[8] (3293:3293:3293) (3293:3293:3293))
        (PORT d[9] (3348:3348:3348) (3348:3348:3348))
        (PORT d[10] (2964:2964:2964) (2964:2964:2964))
        (PORT d[11] (2546:2546:2546) (2546:2546:2546))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2097:2097:2097) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2097:2097:2097) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2682:2682:2682))
        (PORT d[1] (3282:3282:3282) (3282:3282:3282))
        (PORT d[2] (3188:3188:3188) (3188:3188:3188))
        (PORT d[3] (4841:4841:4841) (4841:4841:4841))
        (PORT d[4] (3305:3305:3305) (3305:3305:3305))
        (PORT d[5] (3236:3236:3236) (3236:3236:3236))
        (PORT d[6] (3501:3501:3501) (3501:3501:3501))
        (PORT d[7] (3646:3646:3646) (3646:3646:3646))
        (PORT d[8] (3307:3307:3307) (3307:3307:3307))
        (PORT d[9] (3284:3284:3284) (3284:3284:3284))
        (PORT d[10] (2983:2983:2983) (2983:2983:2983))
        (PORT d[11] (2534:2534:2534) (2534:2534:2534))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3090:3090:3090) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1992:1992:1992))
        (PORT datab (2070:2070:2070) (2070:2070:2070))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (904:904:904) (904:904:904))
        (PORT datae (1253:1253:1253) (1253:1253:1253))
        (PORT dataf (1516:1516:1516) (1516:1516:1516))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2305:2305:2305) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2387:2387:2387))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (2467:2467:2467) (2467:2467:2467))
        (PORT d[3] (2767:2767:2767) (2767:2767:2767))
        (PORT d[4] (1930:1930:1930) (1930:1930:1930))
        (PORT d[5] (2715:2715:2715) (2715:2715:2715))
        (PORT d[6] (2515:2515:2515) (2515:2515:2515))
        (PORT d[7] (2398:2398:2398) (2398:2398:2398))
        (PORT d[8] (2393:2393:2393) (2393:2393:2393))
        (PORT d[9] (3834:3834:3834) (3834:3834:3834))
        (PORT d[10] (2226:2226:2226) (2226:2226:2226))
        (PORT d[11] (2631:2631:2631) (2631:2631:2631))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2305:2305:2305) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2305:2305:2305) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2296:2296:2296) (2296:2296:2296))
        (PORT d[1] (2754:2754:2754) (2754:2754:2754))
        (PORT d[2] (2632:2632:2632) (2632:2632:2632))
        (PORT d[3] (2827:2827:2827) (2827:2827:2827))
        (PORT d[4] (2804:2804:2804) (2804:2804:2804))
        (PORT d[5] (2852:2852:2852) (2852:2852:2852))
        (PORT d[6] (2489:2489:2489) (2489:2489:2489))
        (PORT d[7] (2739:2739:2739) (2739:2739:2739))
        (PORT d[8] (2727:2727:2727) (2727:2727:2727))
        (PORT d[9] (3525:3525:3525) (3525:3525:3525))
        (PORT d[10] (2276:2276:2276) (2276:2276:2276))
        (PORT d[11] (2293:2293:2293) (2293:2293:2293))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (PORT d[0] (2180:2180:2180) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2314:2314:2314))
        (PORT d[1] (2983:2983:2983) (2983:2983:2983))
        (PORT d[2] (2647:2647:2647) (2647:2647:2647))
        (PORT d[3] (2842:2842:2842) (2842:2842:2842))
        (PORT d[4] (2805:2805:2805) (2805:2805:2805))
        (PORT d[5] (2052:2052:2052) (2052:2052:2052))
        (PORT d[6] (2731:2731:2731) (2731:2731:2731))
        (PORT d[7] (3299:3299:3299) (3299:3299:3299))
        (PORT d[8] (2726:2726:2726) (2726:2726:2726))
        (PORT d[9] (2210:2210:2210) (2210:2210:2210))
        (PORT d[10] (2925:2925:2925) (2925:2925:2925))
        (PORT d[11] (2271:2271:2271) (2271:2271:2271))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (2142:2142:2142) (2142:2142:2142))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2652:2652:2652) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
        (PORT d[1] (4010:4010:4010) (4010:4010:4010))
        (PORT d[2] (3415:3415:3415) (3415:3415:3415))
        (PORT d[3] (4168:4168:4168) (4168:4168:4168))
        (PORT d[4] (3045:3045:3045) (3045:3045:3045))
        (PORT d[5] (3103:3103:3103) (3103:3103:3103))
        (PORT d[6] (3799:3799:3799) (3799:3799:3799))
        (PORT d[7] (3595:3595:3595) (3595:3595:3595))
        (PORT d[8] (3397:3397:3397) (3397:3397:3397))
        (PORT d[9] (2920:2920:2920) (2920:2920:2920))
        (PORT d[10] (3194:3194:3194) (3194:3194:3194))
        (PORT d[11] (3523:3523:3523) (3523:3523:3523))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2652:2652:2652) (2652:2652:2652))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1985:1985:1985))
        (PORT datab (2053:2053:2053) (2053:2053:2053))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (837:837:837) (837:837:837))
        (PORT datae (782:782:782) (782:782:782))
        (PORT dataf (2093:2093:2093) (2093:2093:2093))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2784:2784:2784))
        (PORT d[1] (3486:3486:3486) (3486:3486:3486))
        (PORT d[2] (2811:2811:2811) (2811:2811:2811))
        (PORT d[3] (3720:3720:3720) (3720:3720:3720))
        (PORT d[4] (2547:2547:2547) (2547:2547:2547))
        (PORT d[5] (2615:2615:2615) (2615:2615:2615))
        (PORT d[6] (3124:3124:3124) (3124:3124:3124))
        (PORT d[7] (3551:3551:3551) (3551:3551:3551))
        (PORT d[8] (2832:2832:2832) (2832:2832:2832))
        (PORT d[9] (2730:2730:2730) (2730:2730:2730))
        (PORT d[10] (3323:3323:3323) (3323:3323:3323))
        (PORT d[11] (3428:3428:3428) (3428:3428:3428))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (2039:2039:2039) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a469\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2832:2832:2832) (2832:2832:2832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT d[1] (3622:3622:3622) (3622:3622:3622))
        (PORT d[2] (3203:3203:3203) (3203:3203:3203))
        (PORT d[3] (3634:3634:3634) (3634:3634:3634))
        (PORT d[4] (3585:3585:3585) (3585:3585:3585))
        (PORT d[5] (3180:3180:3180) (3180:3180:3180))
        (PORT d[6] (3692:3692:3692) (3692:3692:3692))
        (PORT d[7] (3712:3712:3712) (3712:3712:3712))
        (PORT d[8] (3425:3425:3425) (3425:3425:3425))
        (PORT d[9] (3258:3258:3258) (3258:3258:3258))
        (PORT d[10] (2920:2920:2920) (2920:2920:2920))
        (PORT d[11] (2820:2820:2820) (2820:2820:2820))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2832:2832:2832) (2832:2832:2832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2832:2832:2832) (2832:2832:2832))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3561:3561:3561) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3604:3604:3604))
        (PORT d[1] (3724:3724:3724) (3724:3724:3724))
        (PORT d[2] (3449:3449:3449) (3449:3449:3449))
        (PORT d[3] (4418:4418:4418) (4418:4418:4418))
        (PORT d[4] (4161:4161:4161) (4161:4161:4161))
        (PORT d[5] (3591:3591:3591) (3591:3591:3591))
        (PORT d[6] (3798:3798:3798) (3798:3798:3798))
        (PORT d[7] (4524:4524:4524) (4524:4524:4524))
        (PORT d[8] (4053:4053:4053) (4053:4053:4053))
        (PORT d[9] (3960:3960:3960) (3960:3960:3960))
        (PORT d[10] (3394:3394:3394) (3394:3394:3394))
        (PORT d[11] (3384:3384:3384) (3384:3384:3384))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (3561:3561:3561) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (3561:3561:3561) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a501\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1571:1571:1571) (1571:1571:1571))
        (PORT datab (2038:2038:2038) (2038:2038:2038))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (2375:2375:2375) (2375:2375:2375))
        (PORT datae (1495:1495:1495) (1495:1495:1495))
        (PORT dataf (1654:1654:1654) (1654:1654:1654))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2399:2399:2399))
        (PORT d[1] (2420:2420:2420) (2420:2420:2420))
        (PORT d[2] (2283:2283:2283) (2283:2283:2283))
        (PORT d[3] (2797:2797:2797) (2797:2797:2797))
        (PORT d[4] (1703:1703:1703) (1703:1703:1703))
        (PORT d[5] (2108:2108:2108) (2108:2108:2108))
        (PORT d[6] (2446:2446:2446) (2446:2446:2446))
        (PORT d[7] (3326:3326:3326) (3326:3326:3326))
        (PORT d[8] (2261:2261:2261) (2261:2261:2261))
        (PORT d[9] (2254:2254:2254) (2254:2254:2254))
        (PORT d[10] (2450:2450:2450) (2450:2450:2450))
        (PORT d[11] (2300:2300:2300) (2300:2300:2300))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (1563:1563:1563) (1563:1563:1563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (1563:1563:1563) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (1920:1920:1920) (1920:1920:1920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2289:2289:2289))
        (PORT d[1] (2353:2353:2353) (2353:2353:2353))
        (PORT d[2] (2440:2440:2440) (2440:2440:2440))
        (PORT d[3] (2547:2547:2547) (2547:2547:2547))
        (PORT d[4] (2445:2445:2445) (2445:2445:2445))
        (PORT d[5] (2123:2123:2123) (2123:2123:2123))
        (PORT d[6] (2396:2396:2396) (2396:2396:2396))
        (PORT d[7] (2738:2738:2738) (2738:2738:2738))
        (PORT d[8] (2445:2445:2445) (2445:2445:2445))
        (PORT d[9] (1696:1696:1696) (1696:1696:1696))
        (PORT d[10] (2517:2517:2517) (2517:2517:2517))
        (PORT d[11] (2247:2247:2247) (2247:2247:2247))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (1920:1920:1920) (1920:1920:1920))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (1920:1920:1920) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2316:2316:2316))
        (PORT d[1] (2409:2409:2409) (2409:2409:2409))
        (PORT d[2] (1916:1916:1916) (1916:1916:1916))
        (PORT d[3] (2835:2835:2835) (2835:2835:2835))
        (PORT d[4] (2833:2833:2833) (2833:2833:2833))
        (PORT d[5] (2077:2077:2077) (2077:2077:2077))
        (PORT d[6] (2741:2741:2741) (2741:2741:2741))
        (PORT d[7] (3315:3315:3315) (3315:3315:3315))
        (PORT d[8] (2696:2696:2696) (2696:2696:2696))
        (PORT d[9] (2237:2237:2237) (2237:2237:2237))
        (PORT d[10] (2488:2488:2488) (2488:2488:2488))
        (PORT d[11] (3580:3580:3580) (3580:3580:3580))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (1621:1621:1621) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2279:2279:2279) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3679:3679:3679))
        (PORT d[1] (3021:3021:3021) (3021:3021:3021))
        (PORT d[2] (2314:2314:2314) (2314:2314:2314))
        (PORT d[3] (2453:2453:2453) (2453:2453:2453))
        (PORT d[4] (2334:2334:2334) (2334:2334:2334))
        (PORT d[5] (3164:3164:3164) (3164:3164:3164))
        (PORT d[6] (2393:2393:2393) (2393:2393:2393))
        (PORT d[7] (2643:2643:2643) (2643:2643:2643))
        (PORT d[8] (2572:2572:2572) (2572:2572:2572))
        (PORT d[9] (2442:2442:2442) (2442:2442:2442))
        (PORT d[10] (2512:2512:2512) (2512:2512:2512))
        (PORT d[11] (3200:3200:3200) (3200:3200:3200))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2279:2279:2279) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2279:2279:2279) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1502:1502:1502))
        (PORT datab (1790:1790:1790) (1790:1790:1790))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (813:813:813) (813:813:813))
        (PORT dataf (1742:1742:1742) (1742:1742:1742))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2578:2578:2578) (2578:2578:2578))
        (PORT datab (256:256:256) (256:256:256))
        (PORT datac (3053:3053:3053) (3053:3053:3053))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (943:943:943) (943:943:943))
        (PORT dataf (519:519:519) (519:519:519))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (586:586:586) (586:586:586))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (829:829:829) (829:829:829))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (724:724:724))
        (PORT datac (1893:1893:1893) (1893:1893:1893))
        (PORT datad (566:566:566) (566:566:566))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (1849:1849:1849) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1793:1793:1793))
        (PORT d[1] (2345:2345:2345) (2345:2345:2345))
        (PORT d[2] (2485:2485:2485) (2485:2485:2485))
        (PORT d[3] (1720:1720:1720) (1720:1720:1720))
        (PORT d[4] (2313:2313:2313) (2313:2313:2313))
        (PORT d[5] (1916:1916:1916) (1916:1916:1916))
        (PORT d[6] (1497:1497:1497) (1497:1497:1497))
        (PORT d[7] (779:779:779) (779:779:779))
        (PORT d[8] (2803:2803:2803) (2803:2803:2803))
        (PORT d[9] (958:958:958) (958:958:958))
        (PORT d[10] (1091:1091:1091) (1091:1091:1091))
        (PORT d[11] (2027:2027:2027) (2027:2027:2027))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (1849:1849:1849) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (1849:1849:1849) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2693:2693:2693) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2120:2120:2120))
        (PORT d[1] (4467:4467:4467) (4467:4467:4467))
        (PORT d[2] (4235:4235:4235) (4235:4235:4235))
        (PORT d[3] (3448:3448:3448) (3448:3448:3448))
        (PORT d[4] (3890:3890:3890) (3890:3890:3890))
        (PORT d[5] (4272:4272:4272) (4272:4272:4272))
        (PORT d[6] (4871:4871:4871) (4871:4871:4871))
        (PORT d[7] (4004:4004:4004) (4004:4004:4004))
        (PORT d[8] (3004:3004:3004) (3004:3004:3004))
        (PORT d[9] (3214:3214:3214) (3214:3214:3214))
        (PORT d[10] (3375:3375:3375) (3375:3375:3375))
        (PORT d[11] (2134:2134:2134) (2134:2134:2134))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2693:2693:2693) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2693:2693:2693) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1455:1455:1455))
        (PORT d[1] (3453:3453:3453) (3453:3453:3453))
        (PORT d[2] (2019:2019:2019) (2019:2019:2019))
        (PORT d[3] (1755:1755:1755) (1755:1755:1755))
        (PORT d[4] (2098:2098:2098) (2098:2098:2098))
        (PORT d[5] (2332:2332:2332) (2332:2332:2332))
        (PORT d[6] (1818:1818:1818) (1818:1818:1818))
        (PORT d[7] (1935:1935:1935) (1935:1935:1935))
        (PORT d[8] (2269:2269:2269) (2269:2269:2269))
        (PORT d[9] (1270:1270:1270) (1270:1270:1270))
        (PORT d[10] (1718:1718:1718) (1718:1718:1718))
        (PORT d[11] (2407:2407:2407) (2407:2407:2407))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (1792:1792:1792) (1792:1792:1792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (1792:1792:1792) (1792:1792:1792))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2532:2532:2532))
        (PORT d[1] (3671:3671:3671) (3671:3671:3671))
        (PORT d[2] (3563:3563:3563) (3563:3563:3563))
        (PORT d[3] (4948:4948:4948) (4948:4948:4948))
        (PORT d[4] (3677:3677:3677) (3677:3677:3677))
        (PORT d[5] (3610:3610:3610) (3610:3610:3610))
        (PORT d[6] (3795:3795:3795) (3795:3795:3795))
        (PORT d[7] (3434:3434:3434) (3434:3434:3434))
        (PORT d[8] (2959:2959:2959) (2959:2959:2959))
        (PORT d[9] (4142:4142:4142) (4142:4142:4142))
        (PORT d[10] (3018:3018:3018) (3018:3018:3018))
        (PORT d[11] (2888:2888:2888) (2888:2888:2888))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (2197:2197:2197) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2805:2805:2805) (2805:2805:2805))
        (PORT datab (3223:3223:3223) (3223:3223:3223))
        (PORT datac (874:874:874) (874:874:874))
        (PORT datad (1788:1788:1788) (1788:1788:1788))
        (PORT datae (775:775:775) (775:775:775))
        (PORT dataf (1491:1491:1491) (1491:1491:1491))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (1581:1581:1581) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1472:1472:1472))
        (PORT d[1] (2386:2386:2386) (2386:2386:2386))
        (PORT d[2] (1789:1789:1789) (1789:1789:1789))
        (PORT d[3] (1759:1759:1759) (1759:1759:1759))
        (PORT d[4] (2328:2328:2328) (2328:2328:2328))
        (PORT d[5] (1575:1575:1575) (1575:1575:1575))
        (PORT d[6] (1568:1568:1568) (1568:1568:1568))
        (PORT d[7] (806:806:806) (806:806:806))
        (PORT d[8] (2524:2524:2524) (2524:2524:2524))
        (PORT d[9] (1803:1803:1803) (1803:1803:1803))
        (PORT d[10] (1365:1365:1365) (1365:1365:1365))
        (PORT d[11] (2636:2636:2636) (2636:2636:2636))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (1581:1581:1581) (1581:1581:1581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (1581:1581:1581) (1581:1581:1581))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a428\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (1577:1577:1577) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2140:2140:2140))
        (PORT d[1] (3460:3460:3460) (3460:3460:3460))
        (PORT d[2] (2452:2452:2452) (2452:2452:2452))
        (PORT d[3] (1778:1778:1778) (1778:1778:1778))
        (PORT d[4] (2345:2345:2345) (2345:2345:2345))
        (PORT d[5] (1922:1922:1922) (1922:1922:1922))
        (PORT d[6] (2374:2374:2374) (2374:2374:2374))
        (PORT d[7] (806:806:806) (806:806:806))
        (PORT d[8] (2475:2475:2475) (2475:2475:2475))
        (PORT d[9] (1283:1283:1283) (1283:1283:1283))
        (PORT d[10] (1977:1977:1977) (1977:1977:1977))
        (PORT d[11] (2344:2344:2344) (2344:2344:2344))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (1577:1577:1577) (1577:1577:1577))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (1577:1577:1577) (1577:1577:1577))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2713:2713:2713) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2140:2140:2140))
        (PORT d[1] (4141:4141:4141) (4141:4141:4141))
        (PORT d[2] (4313:4313:4313) (4313:4313:4313))
        (PORT d[3] (3106:3106:3106) (3106:3106:3106))
        (PORT d[4] (3883:3883:3883) (3883:3883:3883))
        (PORT d[5] (4803:4803:4803) (4803:4803:4803))
        (PORT d[6] (3446:3446:3446) (3446:3446:3446))
        (PORT d[7] (3258:3258:3258) (3258:3258:3258))
        (PORT d[8] (3291:3291:3291) (3291:3291:3291))
        (PORT d[9] (2884:2884:2884) (2884:2884:2884))
        (PORT d[10] (3698:3698:3698) (3698:3698:3698))
        (PORT d[11] (1822:1822:1822) (1822:1822:1822))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2713:2713:2713) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2713:2713:2713) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3104:3104:3104) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
        (PORT d[1] (3649:3649:3649) (3649:3649:3649))
        (PORT d[2] (2947:2947:2947) (2947:2947:2947))
        (PORT d[3] (3651:3651:3651) (3651:3651:3651))
        (PORT d[4] (2697:2697:2697) (2697:2697:2697))
        (PORT d[5] (2732:2732:2732) (2732:2732:2732))
        (PORT d[6] (3824:3824:3824) (3824:3824:3824))
        (PORT d[7] (3992:3992:3992) (3992:3992:3992))
        (PORT d[8] (3081:3081:3081) (3081:3081:3081))
        (PORT d[9] (2537:2537:2537) (2537:2537:2537))
        (PORT d[10] (3142:3142:3142) (3142:3142:3142))
        (PORT d[11] (2838:2838:2838) (2838:2838:2838))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (3104:3104:3104) (3104:3104:3104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (3104:3104:3104) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2822:2822:2822) (2822:2822:2822))
        (PORT datab (3232:3232:3232) (3232:3232:3232))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (760:760:760) (760:760:760))
        (PORT datae (1993:1993:1993) (1993:1993:1993))
        (PORT dataf (1870:1870:1870) (1870:1870:1870))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2479:2479:2479))
        (PORT d[1] (4008:4008:4008) (4008:4008:4008))
        (PORT d[2] (3815:3815:3815) (3815:3815:3815))
        (PORT d[3] (3504:3504:3504) (3504:3504:3504))
        (PORT d[4] (3829:3829:3829) (3829:3829:3829))
        (PORT d[5] (3968:3968:3968) (3968:3968:3968))
        (PORT d[6] (4357:4357:4357) (4357:4357:4357))
        (PORT d[7] (3493:3493:3493) (3493:3493:3493))
        (PORT d[8] (2920:2920:2920) (2920:2920:2920))
        (PORT d[9] (3724:3724:3724) (3724:3724:3724))
        (PORT d[10] (3339:3339:3339) (3339:3339:3339))
        (PORT d[11] (3211:3211:3211) (3211:3211:3211))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (2345:2345:2345) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2745:2745:2745))
        (PORT d[1] (3983:3983:3983) (3983:3983:3983))
        (PORT d[2] (3877:3877:3877) (3877:3877:3877))
        (PORT d[3] (3548:3548:3548) (3548:3548:3548))
        (PORT d[4] (3597:3597:3597) (3597:3597:3597))
        (PORT d[5] (3927:3927:3927) (3927:3927:3927))
        (PORT d[6] (4326:4326:4326) (4326:4326:4326))
        (PORT d[7] (3689:3689:3689) (3689:3689:3689))
        (PORT d[8] (2632:2632:2632) (2632:2632:2632))
        (PORT d[9] (3543:3543:3543) (3543:3543:3543))
        (PORT d[10] (3036:3036:3036) (3036:3036:3036))
        (PORT d[11] (3183:3183:3183) (3183:3183:3183))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2634:2634:2634) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a460\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2486:2486:2486) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2119:2119:2119))
        (PORT d[1] (1781:1781:1781) (1781:1781:1781))
        (PORT d[2] (1318:1318:1318) (1318:1318:1318))
        (PORT d[3] (1301:1301:1301) (1301:1301:1301))
        (PORT d[4] (1925:1925:1925) (1925:1925:1925))
        (PORT d[5] (1985:1985:1985) (1985:1985:1985))
        (PORT d[6] (1866:1866:1866) (1866:1866:1866))
        (PORT d[7] (1285:1285:1285) (1285:1285:1285))
        (PORT d[8] (1460:1460:1460) (1460:1460:1460))
        (PORT d[9] (1289:1289:1289) (1289:1289:1289))
        (PORT d[10] (1896:1896:1896) (1896:1896:1896))
        (PORT d[11] (1444:1444:1444) (1444:1444:1444))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2486:2486:2486) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2486:2486:2486) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2516:2516:2516) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2159:2159:2159))
        (PORT d[1] (1790:1790:1790) (1790:1790:1790))
        (PORT d[2] (2125:2125:2125) (2125:2125:2125))
        (PORT d[3] (1326:1326:1326) (1326:1326:1326))
        (PORT d[4] (2312:2312:2312) (2312:2312:2312))
        (PORT d[5] (1857:1857:1857) (1857:1857:1857))
        (PORT d[6] (2274:2274:2274) (2274:2274:2274))
        (PORT d[7] (1810:1810:1810) (1810:1810:1810))
        (PORT d[8] (3028:3028:3028) (3028:3028:3028))
        (PORT d[9] (1663:1663:1663) (1663:1663:1663))
        (PORT d[10] (1828:1828:1828) (1828:1828:1828))
        (PORT d[11] (2100:2100:2100) (2100:2100:2100))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (2516:2516:2516) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (2516:2516:2516) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2821:2821:2821) (2821:2821:2821))
        (PORT datab (3231:3231:3231) (3231:3231:3231))
        (PORT datac (1335:1335:1335) (1335:1335:1335))
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (PORT datae (1156:1156:1156) (1156:1156:1156))
        (PORT dataf (1339:1339:1339) (1339:1339:1339))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2111:2111:2111))
        (PORT d[1] (3436:3436:3436) (3436:3436:3436))
        (PORT d[2] (2471:2471:2471) (2471:2471:2471))
        (PORT d[3] (1782:1782:1782) (1782:1782:1782))
        (PORT d[4] (2119:2119:2119) (2119:2119:2119))
        (PORT d[5] (2144:2144:2144) (2144:2144:2144))
        (PORT d[6] (2139:2139:2139) (2139:2139:2139))
        (PORT d[7] (1971:1971:1971) (1971:1971:1971))
        (PORT d[8] (2233:2233:2233) (2233:2233:2233))
        (PORT d[9] (1586:1586:1586) (1586:1586:1586))
        (PORT d[10] (2318:2318:2318) (2318:2318:2318))
        (PORT d[11] (2099:2099:2099) (2099:2099:2099))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2025:2025:2025) (2025:2025:2025))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2025:2025:2025) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2014:2014:2014) (2014:2014:2014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (1760:1760:1760))
        (PORT d[1] (1841:1841:1841) (1841:1841:1841))
        (PORT d[2] (1348:1348:1348) (1348:1348:1348))
        (PORT d[3] (1583:1583:1583) (1583:1583:1583))
        (PORT d[4] (2056:2056:2056) (2056:2056:2056))
        (PORT d[5] (2292:2292:2292) (2292:2292:2292))
        (PORT d[6] (1789:1789:1789) (1789:1789:1789))
        (PORT d[7] (1609:1609:1609) (1609:1609:1609))
        (PORT d[8] (2519:2519:2519) (2519:2519:2519))
        (PORT d[9] (1236:1236:1236) (1236:1236:1236))
        (PORT d[10] (1385:1385:1385) (1385:1385:1385))
        (PORT d[11] (1789:1789:1789) (1789:1789:1789))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2014:2014:2014) (2014:2014:2014))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3976:3976:3976) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2962:2962:2962))
        (PORT d[1] (4823:4823:4823) (4823:4823:4823))
        (PORT d[2] (3708:3708:3708) (3708:3708:3708))
        (PORT d[3] (4199:4199:4199) (4199:4199:4199))
        (PORT d[4] (3359:3359:3359) (3359:3359:3359))
        (PORT d[5] (3360:3360:3360) (3360:3360:3360))
        (PORT d[6] (3469:3469:3469) (3469:3469:3469))
        (PORT d[7] (3894:3894:3894) (3894:3894:3894))
        (PORT d[8] (3428:3428:3428) (3428:3428:3428))
        (PORT d[9] (3251:3251:3251) (3251:3251:3251))
        (PORT d[10] (3292:3292:3292) (3292:3292:3292))
        (PORT d[11] (3261:3261:3261) (3261:3261:3261))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3976:3976:3976) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3976:3976:3976) (3976:3976:3976))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a492\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1897:1897:1897) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1441:1441:1441))
        (PORT d[1] (1794:1794:1794) (1794:1794:1794))
        (PORT d[2] (1117:1117:1117) (1117:1117:1117))
        (PORT d[3] (1373:1373:1373) (1373:1373:1373))
        (PORT d[4] (2296:2296:2296) (2296:2296:2296))
        (PORT d[5] (1556:1556:1556) (1556:1556:1556))
        (PORT d[6] (1264:1264:1264) (1264:1264:1264))
        (PORT d[7] (748:748:748) (748:748:748))
        (PORT d[8] (2833:2833:2833) (2833:2833:2833))
        (PORT d[9] (1246:1246:1246) (1246:1246:1246))
        (PORT d[10] (1108:1108:1108) (1108:1108:1108))
        (PORT d[11] (2039:2039:2039) (2039:2039:2039))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1897:1897:1897) (1897:1897:1897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (1897:1897:1897) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2815:2815:2815) (2815:2815:2815))
        (PORT datab (3227:3227:3227) (3227:3227:3227))
        (PORT datac (853:853:853) (853:853:853))
        (PORT datad (893:893:893) (893:893:893))
        (PORT datae (2246:2246:2246) (2246:2246:2246))
        (PORT dataf (798:798:798) (798:798:798))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1283:1283:1283) (1283:1283:1283))
        (PORT datab (1663:1663:1663) (1663:1663:1663))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2567:2567:2567) (2567:2567:2567))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst5\|y\[1\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (1982:1982:1982))
        (PORT datac (1957:1957:1957) (1957:1957:1957))
        (PORT dataf (1795:1795:1795) (1795:1795:1795))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (857:857:857) (857:857:857))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1922:1922:1922))
        (PORT d[1] (2726:2726:2726) (2726:2726:2726))
        (PORT d[2] (2618:2618:2618) (2618:2618:2618))
        (PORT d[3] (3229:3229:3229) (3229:3229:3229))
        (PORT d[4] (2809:2809:2809) (2809:2809:2809))
        (PORT d[5] (2533:2533:2533) (2533:2533:2533))
        (PORT d[6] (3517:3517:3517) (3517:3517:3517))
        (PORT d[7] (3071:3071:3071) (3071:3071:3071))
        (PORT d[8] (3068:3068:3068) (3068:3068:3068))
        (PORT d[9] (3459:3459:3459) (3459:3459:3459))
        (PORT d[10] (2294:2294:2294) (2294:2294:2294))
        (PORT d[11] (2212:2212:2212) (2212:2212:2212))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (2175:2175:2175) (2175:2175:2175))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3080:3080:3080) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2734:2734:2734))
        (PORT d[1] (3616:3616:3616) (3616:3616:3616))
        (PORT d[2] (3083:3083:3083) (3083:3083:3083))
        (PORT d[3] (3613:3613:3613) (3613:3613:3613))
        (PORT d[4] (3339:3339:3339) (3339:3339:3339))
        (PORT d[5] (2944:2944:2944) (2944:2944:2944))
        (PORT d[6] (3672:3672:3672) (3672:3672:3672))
        (PORT d[7] (3724:3724:3724) (3724:3724:3724))
        (PORT d[8] (3707:3707:3707) (3707:3707:3707))
        (PORT d[9] (3090:3090:3090) (3090:3090:3090))
        (PORT d[10] (2907:2907:2907) (2907:2907:2907))
        (PORT d[11] (2821:2821:2821) (2821:2821:2821))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (3080:3080:3080) (3080:3080:3080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (3080:3080:3080) (3080:3080:3080))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2928:2928:2928) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3261:3261:3261))
        (PORT d[1] (3813:3813:3813) (3813:3813:3813))
        (PORT d[2] (3569:3569:3569) (3569:3569:3569))
        (PORT d[3] (4052:4052:4052) (4052:4052:4052))
        (PORT d[4] (3033:3033:3033) (3033:3033:3033))
        (PORT d[5] (3454:3454:3454) (3454:3454:3454))
        (PORT d[6] (3523:3523:3523) (3523:3523:3523))
        (PORT d[7] (3646:3646:3646) (3646:3646:3646))
        (PORT d[8] (3107:3107:3107) (3107:3107:3107))
        (PORT d[9] (2914:2914:2914) (2914:2914:2914))
        (PORT d[10] (2959:2959:2959) (2959:2959:2959))
        (PORT d[11] (3272:3272:3272) (3272:3272:3272))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2928:2928:2928) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (2928:2928:2928) (2928:2928:2928))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1224:1224:1224))
        (PORT datab (2031:2031:2031) (2031:2031:2031))
        (PORT datac (849:849:849) (849:849:849))
        (PORT datad (1400:1400:1400) (1400:1400:1400))
        (PORT datae (2350:2350:2350) (2350:2350:2350))
        (PORT dataf (1543:1543:1543) (1543:1543:1543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2341:2341:2341) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2195:2195:2195) (2195:2195:2195))
        (PORT d[1] (4026:4026:4026) (4026:4026:4026))
        (PORT d[2] (3922:3922:3922) (3922:3922:3922))
        (PORT d[3] (3504:3504:3504) (3504:3504:3504))
        (PORT d[4] (3879:3879:3879) (3879:3879:3879))
        (PORT d[5] (3979:3979:3979) (3979:3979:3979))
        (PORT d[6] (4353:4353:4353) (4353:4353:4353))
        (PORT d[7] (3978:3978:3978) (3978:3978:3978))
        (PORT d[8] (2977:2977:2977) (2977:2977:2977))
        (PORT d[9] (3261:3261:3261) (3261:3261:3261))
        (PORT d[10] (3344:3344:3344) (3344:3344:3344))
        (PORT d[11] (3224:3224:3224) (3224:3224:3224))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2341:2341:2341) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2341:2341:2341) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a471\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2546:2546:2546) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2188:2188:2188))
        (PORT d[1] (4707:4707:4707) (4707:4707:4707))
        (PORT d[2] (3950:3950:3950) (3950:3950:3950))
        (PORT d[3] (3217:3217:3217) (3217:3217:3217))
        (PORT d[4] (3884:3884:3884) (3884:3884:3884))
        (PORT d[5] (4206:4206:4206) (4206:4206:4206))
        (PORT d[6] (4647:4647:4647) (4647:4647:4647))
        (PORT d[7] (3588:3588:3588) (3588:3588:3588))
        (PORT d[8] (2990:2990:2990) (2990:2990:2990))
        (PORT d[9] (3246:3246:3246) (3246:3246:3246))
        (PORT d[10] (3358:3358:3358) (3358:3358:3358))
        (PORT d[11] (1943:1943:1943) (1943:1943:1943))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2546:2546:2546) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2546:2546:2546) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a503\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2150:2150:2150))
        (PORT d[1] (3375:3375:3375) (3375:3375:3375))
        (PORT d[2] (2432:2432:2432) (2432:2432:2432))
        (PORT d[3] (1794:1794:1794) (1794:1794:1794))
        (PORT d[4] (2609:2609:2609) (2609:2609:2609))
        (PORT d[5] (3087:3087:3087) (3087:3087:3087))
        (PORT d[6] (2173:2173:2173) (2173:2173:2173))
        (PORT d[7] (1994:1994:1994) (1994:1994:1994))
        (PORT d[8] (1908:1908:1908) (1908:1908:1908))
        (PORT d[9] (1606:1606:1606) (1606:1606:1606))
        (PORT d[10] (1753:1753:1753) (1753:1753:1753))
        (PORT d[11] (3019:3019:3019) (3019:3019:3019))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (1767:1767:1767) (1767:1767:1767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (1767:1767:1767) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (1952:1952:1952) (1952:1952:1952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1768:1768:1768))
        (PORT d[1] (2319:2319:2319) (2319:2319:2319))
        (PORT d[2] (2482:2482:2482) (2482:2482:2482))
        (PORT d[3] (1714:1714:1714) (1714:1714:1714))
        (PORT d[4] (2083:2083:2083) (2083:2083:2083))
        (PORT d[5] (2050:2050:2050) (2050:2050:2050))
        (PORT d[6] (1806:1806:1806) (1806:1806:1806))
        (PORT d[7] (1623:1623:1623) (1623:1623:1623))
        (PORT d[8] (2509:2509:2509) (2509:2509:2509))
        (PORT d[9] (1526:1526:1526) (1526:1526:1526))
        (PORT d[10] (1682:1682:1682) (1682:1682:1682))
        (PORT d[11] (1786:1786:1786) (1786:1786:1786))
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT ena (1952:1952:1952) (1952:1952:1952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (PORT d[0] (1952:1952:1952) (1952:1952:1952))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a439\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1277:1277:1277))
        (PORT datab (1657:1657:1657) (1657:1657:1657))
        (PORT datac (1529:1529:1529) (1529:1529:1529))
        (PORT datad (1535:1535:1535) (1535:1535:1535))
        (PORT datae (545:545:545) (545:545:545))
        (PORT dataf (838:838:838) (838:838:838))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3343:3343:3343) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2351:2351:2351))
        (PORT d[1] (3157:3157:3157) (3157:3157:3157))
        (PORT d[2] (1904:1904:1904) (1904:1904:1904))
        (PORT d[3] (3108:3108:3108) (3108:3108:3108))
        (PORT d[4] (4382:4382:4382) (4382:4382:4382))
        (PORT d[5] (2662:2662:2662) (2662:2662:2662))
        (PORT d[6] (2546:2546:2546) (2546:2546:2546))
        (PORT d[7] (2926:2926:2926) (2926:2926:2926))
        (PORT d[8] (3348:3348:3348) (3348:3348:3348))
        (PORT d[9] (2124:2124:2124) (2124:2124:2124))
        (PORT d[10] (2638:2638:2638) (2638:2638:2638))
        (PORT d[11] (3513:3513:3513) (3513:3513:3513))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3343:3343:3343) (3343:3343:3343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3343:3343:3343) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a247\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2355:2355:2355))
        (PORT d[1] (3166:3166:3166) (3166:3166:3166))
        (PORT d[2] (1677:1677:1677) (1677:1677:1677))
        (PORT d[3] (3128:3128:3128) (3128:3128:3128))
        (PORT d[4] (3853:3853:3853) (3853:3853:3853))
        (PORT d[5] (2167:2167:2167) (2167:2167:2167))
        (PORT d[6] (2760:2760:2760) (2760:2760:2760))
        (PORT d[7] (3232:3232:3232) (3232:3232:3232))
        (PORT d[8] (3184:3184:3184) (3184:3184:3184))
        (PORT d[9] (2419:2419:2419) (2419:2419:2419))
        (PORT d[10] (2381:2381:2381) (2381:2381:2381))
        (PORT d[11] (3455:3455:3455) (3455:3455:3455))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3010:3010:3010) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3010:3010:3010) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2891:2891:2891))
        (PORT d[1] (3146:3146:3146) (3146:3146:3146))
        (PORT d[2] (3932:3932:3932) (3932:3932:3932))
        (PORT d[3] (3037:3037:3037) (3037:3037:3037))
        (PORT d[4] (3997:3997:3997) (3997:3997:3997))
        (PORT d[5] (2495:2495:2495) (2495:2495:2495))
        (PORT d[6] (3017:3017:3017) (3017:3017:3017))
        (PORT d[7] (3380:3380:3380) (3380:3380:3380))
        (PORT d[8] (3587:3587:3587) (3587:3587:3587))
        (PORT d[9] (2722:2722:2722) (2722:2722:2722))
        (PORT d[10] (3303:3303:3303) (3303:3303:3303))
        (PORT d[11] (3138:3138:3138) (3138:3138:3138))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2899:2899:2899) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2683:2683:2683) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2471:2471:2471))
        (PORT d[1] (3082:3082:3082) (3082:3082:3082))
        (PORT d[2] (3979:3979:3979) (3979:3979:3979))
        (PORT d[3] (2707:2707:2707) (2707:2707:2707))
        (PORT d[4] (4306:4306:4306) (4306:4306:4306))
        (PORT d[5] (2418:2418:2418) (2418:2418:2418))
        (PORT d[6] (3032:3032:3032) (3032:3032:3032))
        (PORT d[7] (3367:3367:3367) (3367:3367:3367))
        (PORT d[8] (3563:3563:3563) (3563:3563:3563))
        (PORT d[9] (2464:2464:2464) (2464:2464:2464))
        (PORT d[10] (2681:2681:2681) (2681:2681:2681))
        (PORT d[11] (3752:3752:3752) (3752:3752:3752))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (2683:2683:2683) (2683:2683:2683))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (2683:2683:2683) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2575:2575:2575) (2575:2575:2575))
        (PORT datab (579:579:579) (579:579:579))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (2039:2039:2039) (2039:2039:2039))
        (PORT datae (871:871:871) (871:871:871))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2171:2171:2171))
        (PORT d[1] (3434:3434:3434) (3434:3434:3434))
        (PORT d[2] (2439:2439:2439) (2439:2439:2439))
        (PORT d[3] (1790:1790:1790) (1790:1790:1790))
        (PORT d[4] (1631:1631:1631) (1631:1631:1631))
        (PORT d[5] (1993:1993:1993) (1993:1993:1993))
        (PORT d[6] (1595:1595:1595) (1595:1595:1595))
        (PORT d[7] (2723:2723:2723) (2723:2723:2723))
        (PORT d[8] (1662:1662:1662) (1662:1662:1662))
        (PORT d[9] (1839:1839:1839) (1839:1839:1839))
        (PORT d[10] (1984:1984:1984) (1984:1984:1984))
        (PORT d[11] (2347:2347:2347) (2347:2347:2347))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (1579:1579:1579) (1579:1579:1579))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2181:2181:2181))
        (PORT d[1] (4151:4151:4151) (4151:4151:4151))
        (PORT d[2] (4577:4577:4577) (4577:4577:4577))
        (PORT d[3] (3091:3091:3091) (3091:3091:3091))
        (PORT d[4] (3645:3645:3645) (3645:3645:3645))
        (PORT d[5] (4558:4558:4558) (4558:4558:4558))
        (PORT d[6] (4350:4350:4350) (4350:4350:4350))
        (PORT d[7] (3226:3226:3226) (3226:3226:3226))
        (PORT d[8] (3865:3865:3865) (3865:3865:3865))
        (PORT d[9] (2852:2852:2852) (2852:2852:2852))
        (PORT d[10] (3713:3713:3713) (3713:3713:3713))
        (PORT d[11] (1895:1895:1895) (1895:1895:1895))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (2896:2896:2896) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (2896:2896:2896) (2896:2896:2896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (2246:2246:2246) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
        (PORT d[1] (3680:3680:3680) (3680:3680:3680))
        (PORT d[2] (3586:3586:3586) (3586:3586:3586))
        (PORT d[3] (4792:4792:4792) (4792:4792:4792))
        (PORT d[4] (3675:3675:3675) (3675:3675:3675))
        (PORT d[5] (3839:3839:3839) (3839:3839:3839))
        (PORT d[6] (3784:3784:3784) (3784:3784:3784))
        (PORT d[7] (3471:3471:3471) (3471:3471:3471))
        (PORT d[8] (3190:3190:3190) (3190:3190:3190))
        (PORT d[9] (3702:3702:3702) (3702:3702:3702))
        (PORT d[10] (3012:3012:3012) (3012:3012:3012))
        (PORT d[11] (2901:2901:2901) (2901:2901:2901))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (2246:2246:2246) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (2246:2246:2246) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3372:3372:3372) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3158:3158:3158) (3158:3158:3158))
        (PORT d[1] (3792:3792:3792) (3792:3792:3792))
        (PORT d[2] (3476:3476:3476) (3476:3476:3476))
        (PORT d[3] (4035:4035:4035) (4035:4035:4035))
        (PORT d[4] (3830:3830:3830) (3830:3830:3830))
        (PORT d[5] (3454:3454:3454) (3454:3454:3454))
        (PORT d[6] (3869:3869:3869) (3869:3869:3869))
        (PORT d[7] (4807:4807:4807) (4807:4807:4807))
        (PORT d[8] (4401:4401:4401) (4401:4401:4401))
        (PORT d[9] (3530:3530:3530) (3530:3530:3530))
        (PORT d[10] (3590:3590:3590) (3590:3590:3590))
        (PORT d[11] (3072:3072:3072) (3072:3072:3072))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3372:3372:3372) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3372:3372:3372) (3372:3372:3372))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1279:1279:1279))
        (PORT datab (1659:1659:1659) (1659:1659:1659))
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (2275:2275:2275) (2275:2275:2275))
        (PORT datae (1300:1300:1300) (1300:1300:1300))
        (PORT dataf (2394:2394:2394) (2394:2394:2394))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2821:2821:2821) (2821:2821:2821))
        (PORT datab (3231:3231:3231) (3231:3231:3231))
        (PORT datac (1337:1337:1337) (1337:1337:1337))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (1659:1659:1659) (1659:1659:1659))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2567:2567:2567) (2567:2567:2567))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (579:579:579) (579:579:579))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2663:2663:2663) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3062:3062:3062))
        (PORT d[1] (3043:3043:3043) (3043:3043:3043))
        (PORT d[2] (3008:3008:3008) (3008:3008:3008))
        (PORT d[3] (3008:3008:3008) (3008:3008:3008))
        (PORT d[4] (2836:2836:2836) (2836:2836:2836))
        (PORT d[5] (3570:3570:3570) (3570:3570:3570))
        (PORT d[6] (3014:3014:3014) (3014:3014:3014))
        (PORT d[7] (3091:3091:3091) (3091:3091:3091))
        (PORT d[8] (3437:3437:3437) (3437:3437:3437))
        (PORT d[9] (2994:2994:2994) (2994:2994:2994))
        (PORT d[10] (3658:3658:3658) (3658:3658:3658))
        (PORT d[11] (3897:3897:3897) (3897:3897:3897))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2663:2663:2663) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (2663:2663:2663) (2663:2663:2663))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
        (PORT d[1] (3722:3722:3722) (3722:3722:3722))
        (PORT d[2] (3436:3436:3436) (3436:3436:3436))
        (PORT d[3] (3331:3331:3331) (3331:3331:3331))
        (PORT d[4] (2795:2795:2795) (2795:2795:2795))
        (PORT d[5] (3573:3573:3573) (3573:3573:3573))
        (PORT d[6] (2686:2686:2686) (2686:2686:2686))
        (PORT d[7] (3549:3549:3549) (3549:3549:3549))
        (PORT d[8] (4058:4058:4058) (4058:4058:4058))
        (PORT d[9] (2656:2656:2656) (2656:2656:2656))
        (PORT d[10] (4160:4160:4160) (4160:4160:4160))
        (PORT d[11] (3317:3317:3317) (3317:3317:3317))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2914:2914:2914) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2914:2914:2914) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (2812:2812:2812) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3937:3937:3937))
        (PORT d[1] (3700:3700:3700) (3700:3700:3700))
        (PORT d[2] (3431:3431:3431) (3431:3431:3431))
        (PORT d[3] (4549:4549:4549) (4549:4549:4549))
        (PORT d[4] (4230:4230:4230) (4230:4230:4230))
        (PORT d[5] (3309:3309:3309) (3309:3309:3309))
        (PORT d[6] (3962:3962:3962) (3962:3962:3962))
        (PORT d[7] (4830:4830:4830) (4830:4830:4830))
        (PORT d[8] (3178:3178:3178) (3178:3178:3178))
        (PORT d[9] (4432:4432:4432) (4432:4432:4432))
        (PORT d[10] (3344:3344:3344) (3344:3344:3344))
        (PORT d[11] (3707:3707:3707) (3707:3707:3707))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (2812:2812:2812) (2812:2812:2812))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (2812:2812:2812) (2812:2812:2812))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3336:3336:3336) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3268:3268:3268) (3268:3268:3268))
        (PORT d[1] (3918:3918:3918) (3918:3918:3918))
        (PORT d[2] (3508:3508:3508) (3508:3508:3508))
        (PORT d[3] (4307:4307:4307) (4307:4307:4307))
        (PORT d[4] (3942:3942:3942) (3942:3942:3942))
        (PORT d[5] (3997:3997:3997) (3997:3997:3997))
        (PORT d[6] (3740:3740:3740) (3740:3740:3740))
        (PORT d[7] (3539:3539:3539) (3539:3539:3539))
        (PORT d[8] (4244:4244:4244) (4244:4244:4244))
        (PORT d[9] (3333:3333:3333) (3333:3333:3333))
        (PORT d[10] (4156:4156:4156) (4156:4156:4156))
        (PORT d[11] (3621:3621:3621) (3621:3621:3621))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3336:3336:3336) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3336:3336:3336) (3336:3336:3336))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2367:2367:2367))
        (PORT datab (2376:2376:2376) (2376:2376:2376))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (1584:1584:1584) (1584:1584:1584))
        (PORT datae (1839:1839:1839) (1839:1839:1839))
        (PORT dataf (1972:1972:1972) (1972:1972:1972))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2691:2691:2691) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3430:3430:3430) (3430:3430:3430))
        (PORT d[1] (2675:2675:2675) (2675:2675:2675))
        (PORT d[2] (2553:2553:2553) (2553:2553:2553))
        (PORT d[3] (2596:2596:2596) (2596:2596:2596))
        (PORT d[4] (2583:2583:2583) (2583:2583:2583))
        (PORT d[5] (3919:3919:3919) (3919:3919:3919))
        (PORT d[6] (2878:2878:2878) (2878:2878:2878))
        (PORT d[7] (2607:2607:2607) (2607:2607:2607))
        (PORT d[8] (2999:2999:2999) (2999:2999:2999))
        (PORT d[9] (2440:2440:2440) (2440:2440:2440))
        (PORT d[10] (2672:2672:2672) (2672:2672:2672))
        (PORT d[11] (4559:4559:4559) (4559:4559:4559))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2691:2691:2691) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2691:2691:2691) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2917:2917:2917) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2428:2428:2428))
        (PORT d[1] (2654:2654:2654) (2654:2654:2654))
        (PORT d[2] (2409:2409:2409) (2409:2409:2409))
        (PORT d[3] (2785:2785:2785) (2785:2785:2785))
        (PORT d[4] (2247:2247:2247) (2247:2247:2247))
        (PORT d[5] (2756:2756:2756) (2756:2756:2756))
        (PORT d[6] (3009:3009:3009) (3009:3009:3009))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (3463:3463:3463) (3463:3463:3463))
        (PORT d[9] (2068:2068:2068) (2068:2068:2068))
        (PORT d[10] (3179:3179:3179) (3179:3179:3179))
        (PORT d[11] (2814:2814:2814) (2814:2814:2814))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (2917:2917:2917) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (2917:2917:2917) (2917:2917:2917))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3407:3407:3407) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2942:2942:2942))
        (PORT d[1] (3773:3773:3773) (3773:3773:3773))
        (PORT d[2] (3457:3457:3457) (3457:3457:3457))
        (PORT d[3] (3999:3999:3999) (3999:3999:3999))
        (PORT d[4] (3810:3810:3810) (3810:3810:3810))
        (PORT d[5] (3148:3148:3148) (3148:3148:3148))
        (PORT d[6] (3605:3605:3605) (3605:3605:3605))
        (PORT d[7] (4522:4522:4522) (4522:4522:4522))
        (PORT d[8] (4372:4372:4372) (4372:4372:4372))
        (PORT d[9] (3594:3594:3594) (3594:3594:3594))
        (PORT d[10] (3614:3614:3614) (3614:3614:3614))
        (PORT d[11] (3044:3044:3044) (3044:3044:3044))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3407:3407:3407) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3407:3407:3407) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (882:882:882))
        (PORT datab (2360:2360:2360) (2360:2360:2360))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (782:782:782) (782:782:782))
        (PORT datae (2293:2293:2293) (2293:2293:2293))
        (PORT dataf (2280:2280:2280) (2280:2280:2280))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3121:3121:3121) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3445:3445:3445))
        (PORT d[1] (2688:2688:2688) (2688:2688:2688))
        (PORT d[2] (2050:2050:2050) (2050:2050:2050))
        (PORT d[3] (2801:2801:2801) (2801:2801:2801))
        (PORT d[4] (1970:1970:1970) (1970:1970:1970))
        (PORT d[5] (2807:2807:2807) (2807:2807:2807))
        (PORT d[6] (2732:2732:2732) (2732:2732:2732))
        (PORT d[7] (2565:2565:2565) (2565:2565:2565))
        (PORT d[8] (3162:3162:3162) (3162:3162:3162))
        (PORT d[9] (2097:2097:2097) (2097:2097:2097))
        (PORT d[10] (2856:2856:2856) (2856:2856:2856))
        (PORT d[11] (2833:2833:2833) (2833:2833:2833))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3121:3121:3121) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3121:3121:3121) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2890:2890:2890) (2890:2890:2890))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3105:3105:3105))
        (PORT d[1] (3017:3017:3017) (3017:3017:3017))
        (PORT d[2] (2898:2898:2898) (2898:2898:2898))
        (PORT d[3] (2924:2924:2924) (2924:2924:2924))
        (PORT d[4] (3490:3490:3490) (3490:3490:3490))
        (PORT d[5] (3032:3032:3032) (3032:3032:3032))
        (PORT d[6] (3343:3343:3343) (3343:3343:3343))
        (PORT d[7] (2848:2848:2848) (2848:2848:2848))
        (PORT d[8] (3138:3138:3138) (3138:3138:3138))
        (PORT d[9] (3021:3021:3021) (3021:3021:3021))
        (PORT d[10] (3002:3002:3002) (3002:3002:3002))
        (PORT d[11] (4023:4023:4023) (4023:4023:4023))
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT ena (2890:2890:2890) (2890:2890:2890))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2077:2077:2077) (2077:2077:2077))
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a377\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3438:3438:3438))
        (PORT d[1] (2688:2688:2688) (2688:2688:2688))
        (PORT d[2] (2852:2852:2852) (2852:2852:2852))
        (PORT d[3] (2878:2878:2878) (2878:2878:2878))
        (PORT d[4] (3169:3169:3169) (3169:3169:3169))
        (PORT d[5] (3900:3900:3900) (3900:3900:3900))
        (PORT d[6] (3337:3337:3337) (3337:3337:3337))
        (PORT d[7] (2621:2621:2621) (2621:2621:2621))
        (PORT d[8] (3082:3082:3082) (3082:3082:3082))
        (PORT d[9] (2474:2474:2474) (2474:2474:2474))
        (PORT d[10] (2970:2970:2970) (2970:2970:2970))
        (PORT d[11] (4056:4056:4056) (4056:4056:4056))
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2069:2069:2069) (2069:2069:2069))
        (PORT d[0] (2884:2884:2884) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3360:3360:3360))
        (PORT d[1] (3885:3885:3885) (3885:3885:3885))
        (PORT d[2] (3483:3483:3483) (3483:3483:3483))
        (PORT d[3] (3463:3463:3463) (3463:3463:3463))
        (PORT d[4] (3907:3907:3907) (3907:3907:3907))
        (PORT d[5] (4319:4319:4319) (4319:4319:4319))
        (PORT d[6] (3701:3701:3701) (3701:3701:3701))
        (PORT d[7] (3475:3475:3475) (3475:3475:3475))
        (PORT d[8] (4547:4547:4547) (4547:4547:4547))
        (PORT d[9] (3051:3051:3051) (3051:3051:3051))
        (PORT d[10] (4147:4147:4147) (4147:4147:4147))
        (PORT d[11] (3581:3581:3581) (3581:3581:3581))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3154:3154:3154) (3154:3154:3154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2364:2364:2364) (2364:2364:2364))
        (PORT datab (1243:1243:1243) (1243:1243:1243))
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (PORT datad (2359:2359:2359) (2359:2359:2359))
        (PORT datae (1074:1074:1074) (1074:1074:1074))
        (PORT dataf (1886:1886:1886) (1886:1886:1886))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2372:2372:2372) (2372:2372:2372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2756:2756:2756))
        (PORT d[1] (2977:2977:2977) (2977:2977:2977))
        (PORT d[2] (2744:2744:2744) (2744:2744:2744))
        (PORT d[3] (4013:4013:4013) (4013:4013:4013))
        (PORT d[4] (3091:3091:3091) (3091:3091:3091))
        (PORT d[5] (3339:3339:3339) (3339:3339:3339))
        (PORT d[6] (2820:2820:2820) (2820:2820:2820))
        (PORT d[7] (4157:4157:4157) (4157:4157:4157))
        (PORT d[8] (2815:2815:2815) (2815:2815:2815))
        (PORT d[9] (3672:3672:3672) (3672:3672:3672))
        (PORT d[10] (2820:2820:2820) (2820:2820:2820))
        (PORT d[11] (3488:3488:3488) (3488:3488:3488))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2372:2372:2372) (2372:2372:2372))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2372:2372:2372) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a441\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3025:3025:3025) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2691:2691:2691))
        (PORT d[1] (3205:3205:3205) (3205:3205:3205))
        (PORT d[2] (3076:3076:3076) (3076:3076:3076))
        (PORT d[3] (4344:4344:4344) (4344:4344:4344))
        (PORT d[4] (3148:3148:3148) (3148:3148:3148))
        (PORT d[5] (3363:3363:3363) (3363:3363:3363))
        (PORT d[6] (2913:2913:2913) (2913:2913:2913))
        (PORT d[7] (4439:4439:4439) (4439:4439:4439))
        (PORT d[8] (2795:2795:2795) (2795:2795:2795))
        (PORT d[9] (2990:2990:2990) (2990:2990:2990))
        (PORT d[10] (2355:2355:2355) (2355:2355:2355))
        (PORT d[11] (3523:3523:3523) (3523:3523:3523))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (3025:3025:3025) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (3025:3025:3025) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a505\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2819:2819:2819))
        (PORT d[1] (3045:3045:3045) (3045:3045:3045))
        (PORT d[2] (2785:2785:2785) (2785:2785:2785))
        (PORT d[3] (3253:3253:3253) (3253:3253:3253))
        (PORT d[4] (3302:3302:3302) (3302:3302:3302))
        (PORT d[5] (3159:3159:3159) (3159:3159:3159))
        (PORT d[6] (3385:3385:3385) (3385:3385:3385))
        (PORT d[7] (4045:4045:4045) (4045:4045:4045))
        (PORT d[8] (3286:3286:3286) (3286:3286:3286))
        (PORT d[9] (3257:3257:3257) (3257:3257:3257))
        (PORT d[10] (2794:2794:2794) (2794:2794:2794))
        (PORT d[11] (2538:2538:2538) (2538:2538:2538))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2799:2799:2799) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (2799:2799:2799) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3407:3407:3407))
        (PORT d[1] (3555:3555:3555) (3555:3555:3555))
        (PORT d[2] (3065:3065:3065) (3065:3065:3065))
        (PORT d[3] (3846:3846:3846) (3846:3846:3846))
        (PORT d[4] (2233:2233:2233) (2233:2233:2233))
        (PORT d[5] (2662:2662:2662) (2662:2662:2662))
        (PORT d[6] (3166:3166:3166) (3166:3166:3166))
        (PORT d[7] (3222:3222:3222) (3222:3222:3222))
        (PORT d[8] (2990:2990:2990) (2990:2990:2990))
        (PORT d[9] (3118:3118:3118) (3118:3118:3118))
        (PORT d[10] (3049:3049:3049) (3049:3049:3049))
        (PORT d[11] (2838:2838:2838) (2838:2838:2838))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
        (PORT d[0] (2550:2550:2550) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a473\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1894:1894:1894) (1894:1894:1894))
        (PORT datab (1819:1819:1819) (1819:1819:1819))
        (PORT datac (902:902:902) (902:902:902))
        (PORT datad (901:901:901) (901:901:901))
        (PORT datae (1370:1370:1370) (1370:1370:1370))
        (PORT dataf (1234:1234:1234) (1234:1234:1234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (2030:2030:2030))
        (PORT datab (2058:2058:2058) (2058:2058:2058))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (1282:1282:1282) (1282:1282:1282))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (PORT ena (2869:2869:2869) (2869:2869:2869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (3008:3008:3008) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2347:2347:2347))
        (PORT d[1] (1906:1906:1906) (1906:1906:1906))
        (PORT d[2] (1798:1798:1798) (1798:1798:1798))
        (PORT d[3] (2764:2764:2764) (2764:2764:2764))
        (PORT d[4] (1832:1832:1832) (1832:1832:1832))
        (PORT d[5] (2114:2114:2114) (2114:2114:2114))
        (PORT d[6] (1805:1805:1805) (1805:1805:1805))
        (PORT d[7] (3137:3137:3137) (3137:3137:3137))
        (PORT d[8] (2828:2828:2828) (2828:2828:2828))
        (PORT d[9] (4226:4226:4226) (4226:4226:4226))
        (PORT d[10] (3101:3101:3101) (3101:3101:3101))
        (PORT d[11] (3060:3060:3060) (3060:3060:3060))
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT ena (3008:3008:3008) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (PORT d[0] (3008:3008:3008) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2951:2951:2951) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2410:2410:2410))
        (PORT d[1] (2200:2200:2200) (2200:2200:2200))
        (PORT d[2] (1962:1962:1962) (1962:1962:1962))
        (PORT d[3] (3135:3135:3135) (3135:3135:3135))
        (PORT d[4] (2205:2205:2205) (2205:2205:2205))
        (PORT d[5] (2445:2445:2445) (2445:2445:2445))
        (PORT d[6] (2132:2132:2132) (2132:2132:2132))
        (PORT d[7] (3713:3713:3713) (3713:3713:3713))
        (PORT d[8] (3197:3197:3197) (3197:3197:3197))
        (PORT d[9] (3893:3893:3893) (3893:3893:3893))
        (PORT d[10] (3606:3606:3606) (3606:3606:3606))
        (PORT d[11] (2706:2706:2706) (2706:2706:2706))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (2951:2951:2951) (2951:2951:2951))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (2951:2951:2951) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
        (PORT d[1] (2622:2622:2622) (2622:2622:2622))
        (PORT d[2] (2514:2514:2514) (2514:2514:2514))
        (PORT d[3] (3140:3140:3140) (3140:3140:3140))
        (PORT d[4] (2308:2308:2308) (2308:2308:2308))
        (PORT d[5] (3836:3836:3836) (3836:3836:3836))
        (PORT d[6] (2540:2540:2540) (2540:2540:2540))
        (PORT d[7] (3617:3617:3617) (3617:3617:3617))
        (PORT d[8] (2952:2952:2952) (2952:2952:2952))
        (PORT d[9] (5009:5009:5009) (5009:5009:5009))
        (PORT d[10] (3663:3663:3663) (3663:3663:3663))
        (PORT d[11] (3370:3370:3370) (3370:3370:3370))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3155:3155:3155) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3155:3155:3155) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1586:1586:1586))
        (PORT datab (1944:1944:1944) (1944:1944:1944))
        (PORT datac (1815:1815:1815) (1815:1815:1815))
        (PORT datad (822:822:822) (822:822:822))
        (PORT datae (1138:1138:1138) (1138:1138:1138))
        (PORT dataf (1789:1789:1789) (1789:1789:1789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3122:3122:3122) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2353:2353:2353))
        (PORT d[1] (2391:2391:2391) (2391:2391:2391))
        (PORT d[2] (2035:2035:2035) (2035:2035:2035))
        (PORT d[3] (2745:2745:2745) (2745:2745:2745))
        (PORT d[4] (1849:1849:1849) (1849:1849:1849))
        (PORT d[5] (3183:3183:3183) (3183:3183:3183))
        (PORT d[6] (1810:1810:1810) (1810:1810:1810))
        (PORT d[7] (3173:3173:3173) (3173:3173:3173))
        (PORT d[8] (2563:2563:2563) (2563:2563:2563))
        (PORT d[9] (2584:2584:2584) (2584:2584:2584))
        (PORT d[10] (3741:3741:3741) (3741:3741:3741))
        (PORT d[11] (2579:2579:2579) (2579:2579:2579))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3122:3122:3122) (3122:3122:3122))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (3122:3122:3122) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3032:3032:3032))
        (PORT d[1] (2756:2756:2756) (2756:2756:2756))
        (PORT d[2] (2589:2589:2589) (2589:2589:2589))
        (PORT d[3] (2784:2784:2784) (2784:2784:2784))
        (PORT d[4] (2613:2613:2613) (2613:2613:2613))
        (PORT d[5] (3508:3508:3508) (3508:3508:3508))
        (PORT d[6] (2557:2557:2557) (2557:2557:2557))
        (PORT d[7] (3971:3971:3971) (3971:3971:3971))
        (PORT d[8] (2626:2626:2626) (2626:2626:2626))
        (PORT d[9] (4166:4166:4166) (4166:4166:4166))
        (PORT d[10] (3331:3331:3331) (3331:3331:3331))
        (PORT d[11] (3698:3698:3698) (3698:3698:3698))
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT d[0] (3149:3149:3149) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2918:2918:2918))
        (PORT d[1] (2684:2684:2684) (2684:2684:2684))
        (PORT d[2] (2566:2566:2566) (2566:2566:2566))
        (PORT d[3] (2836:2836:2836) (2836:2836:2836))
        (PORT d[4] (2298:2298:2298) (2298:2298:2298))
        (PORT d[5] (4101:4101:4101) (4101:4101:4101))
        (PORT d[6] (2231:2231:2231) (2231:2231:2231))
        (PORT d[7] (3941:3941:3941) (3941:3941:3941))
        (PORT d[8] (2671:2671:2671) (2671:2671:2671))
        (PORT d[9] (4459:4459:4459) (4459:4459:4459))
        (PORT d[10] (3586:3586:3586) (3586:3586:3586))
        (PORT d[11] (3397:3397:3397) (3397:3397:3397))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (2313:2313:2313) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (2313:2313:2313) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (862:862:862))
        (PORT datab (1935:1935:1935) (1935:1935:1935))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (1805:1805:1805) (1805:1805:1805))
        (PORT datae (1777:1777:1777) (1777:1777:1777))
        (PORT dataf (1509:1509:1509) (1509:1509:1509))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3882:3882:3882))
        (PORT d[1] (3186:3186:3186) (3186:3186:3186))
        (PORT d[2] (3190:3190:3190) (3190:3190:3190))
        (PORT d[3] (3756:3756:3756) (3756:3756:3756))
        (PORT d[4] (3745:3745:3745) (3745:3745:3745))
        (PORT d[5] (4413:4413:4413) (4413:4413:4413))
        (PORT d[6] (2906:2906:2906) (2906:2906:2906))
        (PORT d[7] (3670:3670:3670) (3670:3670:3670))
        (PORT d[8] (3174:3174:3174) (3174:3174:3174))
        (PORT d[9] (4099:4099:4099) (4099:4099:4099))
        (PORT d[10] (3372:3372:3372) (3372:3372:3372))
        (PORT d[11] (3351:3351:3351) (3351:3351:3351))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3458:3458:3458) (3458:3458:3458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (3458:3458:3458) (3458:3458:3458))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3350:3350:3350) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (3834:3834:3834))
        (PORT d[1] (3133:3133:3133) (3133:3133:3133))
        (PORT d[2] (2815:2815:2815) (2815:2815:2815))
        (PORT d[3] (3742:3742:3742) (3742:3742:3742))
        (PORT d[4] (3798:3798:3798) (3798:3798:3798))
        (PORT d[5] (4225:4225:4225) (4225:4225:4225))
        (PORT d[6] (2969:2969:2969) (2969:2969:2969))
        (PORT d[7] (3322:3322:3322) (3322:3322:3322))
        (PORT d[8] (3481:3481:3481) (3481:3481:3481))
        (PORT d[9] (3515:3515:3515) (3515:3515:3515))
        (PORT d[10] (3375:3375:3375) (3375:3375:3375))
        (PORT d[11] (3273:3273:3273) (3273:3273:3273))
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT ena (3350:3350:3350) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1988:1988:1988) (1988:1988:1988))
        (PORT d[0] (3350:3350:3350) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2130:2130:2130) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3235:3235:3235))
        (PORT d[1] (2724:2724:2724) (2724:2724:2724))
        (PORT d[2] (2788:2788:2788) (2788:2788:2788))
        (PORT d[3] (3228:3228:3228) (3228:3228:3228))
        (PORT d[4] (2863:2863:2863) (2863:2863:2863))
        (PORT d[5] (2615:2615:2615) (2615:2615:2615))
        (PORT d[6] (2377:2377:2377) (2377:2377:2377))
        (PORT d[7] (3140:3140:3140) (3140:3140:3140))
        (PORT d[8] (2660:2660:2660) (2660:2660:2660))
        (PORT d[9] (3357:3357:3357) (3357:3357:3357))
        (PORT d[10] (3020:3020:3020) (3020:3020:3020))
        (PORT d[11] (3169:3169:3169) (3169:3169:3169))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (3231:3231:3231) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3388:3388:3388) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3501:3501:3501))
        (PORT d[1] (2899:2899:2899) (2899:2899:2899))
        (PORT d[2] (2864:2864:2864) (2864:2864:2864))
        (PORT d[3] (3696:3696:3696) (3696:3696:3696))
        (PORT d[4] (3173:3173:3173) (3173:3173:3173))
        (PORT d[5] (3878:3878:3878) (3878:3878:3878))
        (PORT d[6] (3145:3145:3145) (3145:3145:3145))
        (PORT d[7] (3639:3639:3639) (3639:3639:3639))
        (PORT d[8] (3977:3977:3977) (3977:3977:3977))
        (PORT d[9] (3682:3682:3682) (3682:3682:3682))
        (PORT d[10] (3991:3991:3991) (3991:3991:3991))
        (PORT d[11] (3869:3869:3869) (3869:3869:3869))
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT ena (3388:3388:3388) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (PORT d[0] (3388:3388:3388) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a502\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2423:2423:2423))
        (PORT datab (2829:2829:2829) (2829:2829:2829))
        (PORT datac (1269:1269:1269) (1269:1269:1269))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (PORT datae (753:753:753) (753:753:753))
        (PORT dataf (1474:1474:1474) (1474:1474:1474))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (1917:1917:1917) (1917:1917:1917))
        (PORT datac (1874:1874:1874) (1874:1874:1874))
        (PORT datad (244:244:244) (244:244:244))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (1314:1314:1314) (1314:1314:1314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1879:1879:1879) (1879:1879:1879))
        (PORT ena (2898:2898:2898) (2898:2898:2898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (582:582:582) (582:582:582))
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (372:372:372) (372:372:372))
        (PORT datae (1356:1356:1356) (1356:1356:1356))
        (PORT dataf (1734:1734:1734) (1734:1734:1734))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (575:575:575) (575:575:575))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDA\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (233:233:233) (233:233:233))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1290:1290:1290) (1290:1290:1290))
        (PORT dataf (1238:1238:1238) (1238:1238:1238))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|MEMTOREG\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1764:1764:1764) (1764:1764:1764))
        (PORT datac (1436:1436:1436) (1436:1436:1436))
        (PORT dataf (2187:2187:2187) (2187:2187:2187))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2656:2656:2656) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2526:2526:2526))
        (PORT d[1] (3143:3143:3143) (3143:3143:3143))
        (PORT d[2] (3753:3753:3753) (3753:3753:3753))
        (PORT d[3] (3314:3314:3314) (3314:3314:3314))
        (PORT d[4] (3963:3963:3963) (3963:3963:3963))
        (PORT d[5] (2569:2569:2569) (2569:2569:2569))
        (PORT d[6] (3186:3186:3186) (3186:3186:3186))
        (PORT d[7] (3978:3978:3978) (3978:3978:3978))
        (PORT d[8] (3797:3797:3797) (3797:3797:3797))
        (PORT d[9] (2839:2839:2839) (2839:2839:2839))
        (PORT d[10] (2765:2765:2765) (2765:2765:2765))
        (PORT d[11] (3712:3712:3712) (3712:3712:3712))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2656:2656:2656) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2656:2656:2656) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3533:3533:3533) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (2972:2972:2972))
        (PORT d[1] (3397:3397:3397) (3397:3397:3397))
        (PORT d[2] (3919:3919:3919) (3919:3919:3919))
        (PORT d[3] (4374:4374:4374) (4374:4374:4374))
        (PORT d[4] (4507:4507:4507) (4507:4507:4507))
        (PORT d[5] (2687:2687:2687) (2687:2687:2687))
        (PORT d[6] (3286:3286:3286) (3286:3286:3286))
        (PORT d[7] (4099:4099:4099) (4099:4099:4099))
        (PORT d[8] (4745:4745:4745) (4745:4745:4745))
        (PORT d[9] (2944:2944:2944) (2944:2944:2944))
        (PORT d[10] (3609:3609:3609) (3609:3609:3609))
        (PORT d[11] (4143:4143:4143) (4143:4143:4143))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3533:3533:3533) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3063:3063:3063) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2481:2481:2481))
        (PORT d[1] (3105:3105:3105) (3105:3105:3105))
        (PORT d[2] (2006:2006:2006) (2006:2006:2006))
        (PORT d[3] (2672:2672:2672) (2672:2672:2672))
        (PORT d[4] (4316:4316:4316) (4316:4316:4316))
        (PORT d[5] (2670:2670:2670) (2670:2670:2670))
        (PORT d[6] (3114:3114:3114) (3114:3114:3114))
        (PORT d[7] (4004:4004:4004) (4004:4004:4004))
        (PORT d[8] (4015:4015:4015) (4015:4015:4015))
        (PORT d[9] (2503:2503:2503) (2503:2503:2503))
        (PORT d[10] (2457:2457:2457) (2457:2457:2457))
        (PORT d[11] (3399:3399:3399) (3399:3399:3399))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3063:3063:3063) (3063:3063:3063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3063:3063:3063) (3063:3063:3063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2943:2943:2943) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2579:2579:2579))
        (PORT d[1] (3980:3980:3980) (3980:3980:3980))
        (PORT d[2] (4180:4180:4180) (4180:4180:4180))
        (PORT d[3] (4047:4047:4047) (4047:4047:4047))
        (PORT d[4] (4463:4463:4463) (4463:4463:4463))
        (PORT d[5] (2644:2644:2644) (2644:2644:2644))
        (PORT d[6] (3322:3322:3322) (3322:3322:3322))
        (PORT d[7] (4306:4306:4306) (4306:4306:4306))
        (PORT d[8] (4408:4408:4408) (4408:4408:4408))
        (PORT d[9] (2947:2947:2947) (2947:2947:2947))
        (PORT d[10] (3124:3124:3124) (3124:3124:3124))
        (PORT d[11] (4170:4170:4170) (4170:4170:4170))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2943:2943:2943) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2943:2943:2943) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2551:2551:2551))
        (PORT datab (1556:1556:1556) (1556:1556:1556))
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (1520:1520:1520) (1520:1520:1520))
        (PORT datae (803:803:803) (803:803:803))
        (PORT dataf (1336:1336:1336) (1336:1336:1336))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
        (PORT d[1] (2600:2600:2600) (2600:2600:2600))
        (PORT d[2] (2061:2061:2061) (2061:2061:2061))
        (PORT d[3] (3139:3139:3139) (3139:3139:3139))
        (PORT d[4] (4084:4084:4084) (4084:4084:4084))
        (PORT d[5] (2195:2195:2195) (2195:2195:2195))
        (PORT d[6] (2778:2778:2778) (2778:2778:2778))
        (PORT d[7] (3335:3335:3335) (3335:3335:3335))
        (PORT d[8] (3689:3689:3689) (3689:3689:3689))
        (PORT d[9] (2622:2622:2622) (2622:2622:2622))
        (PORT d[10] (2761:2761:2761) (2761:2761:2761))
        (PORT d[11] (3316:3316:3316) (3316:3316:3316))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2749:2749:2749) (2749:2749:2749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2749:2749:2749) (2749:2749:2749))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2750:2750:2750) (2750:2750:2750))
        (PORT d[1] (2877:2877:2877) (2877:2877:2877))
        (PORT d[2] (2022:2022:2022) (2022:2022:2022))
        (PORT d[3] (3262:3262:3262) (3262:3262:3262))
        (PORT d[4] (3996:3996:3996) (3996:3996:3996))
        (PORT d[5] (2659:2659:2659) (2659:2659:2659))
        (PORT d[6] (2868:2868:2868) (2868:2868:2868))
        (PORT d[7] (3981:3981:3981) (3981:3981:3981))
        (PORT d[8] (3777:3777:3777) (3777:3777:3777))
        (PORT d[9] (2941:2941:2941) (2941:2941:2941))
        (PORT d[10] (2725:2725:2725) (2725:2725:2725))
        (PORT d[11] (3133:3133:3133) (3133:3133:3133))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (2827:2827:2827) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (2827:2827:2827) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3222:3222:3222) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2919:2919:2919))
        (PORT d[1] (3318:3318:3318) (3318:3318:3318))
        (PORT d[2] (3856:3856:3856) (3856:3856:3856))
        (PORT d[3] (3683:3683:3683) (3683:3683:3683))
        (PORT d[4] (3956:3956:3956) (3956:3956:3956))
        (PORT d[5] (2648:2648:2648) (2648:2648:2648))
        (PORT d[6] (3637:3637:3637) (3637:3637:3637))
        (PORT d[7] (4053:4053:4053) (4053:4053:4053))
        (PORT d[8] (3577:3577:3577) (3577:3577:3577))
        (PORT d[9] (2949:2949:2949) (2949:2949:2949))
        (PORT d[10] (2799:2799:2799) (2799:2799:2799))
        (PORT d[11] (4068:4068:4068) (4068:4068:4068))
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT ena (3222:3222:3222) (3222:3222:3222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1999:1999:1999) (1999:1999:1999))
        (PORT d[0] (3222:3222:3222) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3403:3403:3403) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2569:2569:2569))
        (PORT d[1] (3634:3634:3634) (3634:3634:3634))
        (PORT d[2] (4384:4384:4384) (4384:4384:4384))
        (PORT d[3] (3463:3463:3463) (3463:3463:3463))
        (PORT d[4] (3970:3970:3970) (3970:3970:3970))
        (PORT d[5] (3233:3233:3233) (3233:3233:3233))
        (PORT d[6] (3051:3051:3051) (3051:3051:3051))
        (PORT d[7] (4087:4087:4087) (4087:4087:4087))
        (PORT d[8] (3597:3597:3597) (3597:3597:3597))
        (PORT d[9] (2962:2962:2962) (2962:2962:2962))
        (PORT d[10] (2784:2784:2784) (2784:2784:2784))
        (PORT d[11] (4231:4231:4231) (4231:4231:4231))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3403:3403:3403) (3403:3403:3403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3403:3403:3403) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2063:2063:2063))
        (PORT datab (2941:2941:2941) (2941:2941:2941))
        (PORT datac (838:838:838) (838:838:838))
        (PORT datad (805:805:805) (805:805:805))
        (PORT datae (1477:1477:1477) (1477:1477:1477))
        (PORT dataf (1670:1670:1670) (1670:1670:1670))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
        (PORT d[1] (2845:2845:2845) (2845:2845:2845))
        (PORT d[2] (2302:2302:2302) (2302:2302:2302))
        (PORT d[3] (3132:3132:3132) (3132:3132:3132))
        (PORT d[4] (3860:3860:3860) (3860:3860:3860))
        (PORT d[5] (2368:2368:2368) (2368:2368:2368))
        (PORT d[6] (2537:2537:2537) (2537:2537:2537))
        (PORT d[7] (2910:2910:2910) (2910:2910:2910))
        (PORT d[8] (3447:3447:3447) (3447:3447:3447))
        (PORT d[9] (2721:2721:2721) (2721:2721:2721))
        (PORT d[10] (2524:2524:2524) (2524:2524:2524))
        (PORT d[11] (3799:3799:3799) (3799:3799:3799))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2980:2980:2980) (2980:2980:2980))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2980:2980:2980) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (2864:2864:2864) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2373:2373:2373))
        (PORT d[1] (3120:3120:3120) (3120:3120:3120))
        (PORT d[2] (4003:4003:4003) (4003:4003:4003))
        (PORT d[3] (3101:3101:3101) (3101:3101:3101))
        (PORT d[4] (4357:4357:4357) (4357:4357:4357))
        (PORT d[5] (2345:2345:2345) (2345:2345:2345))
        (PORT d[6] (2836:2836:2836) (2836:2836:2836))
        (PORT d[7] (3313:3313:3313) (3313:3313:3313))
        (PORT d[8] (3589:3589:3589) (3589:3589:3589))
        (PORT d[9] (2417:2417:2417) (2417:2417:2417))
        (PORT d[10] (2903:2903:2903) (2903:2903:2903))
        (PORT d[11] (3511:3511:3511) (3511:3511:3511))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (2864:2864:2864) (2864:2864:2864))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (2864:2864:2864) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a433\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3143:3143:3143) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2683:2683:2683))
        (PORT d[1] (4155:4155:4155) (4155:4155:4155))
        (PORT d[2] (4110:4110:4110) (4110:4110:4110))
        (PORT d[3] (3750:3750:3750) (3750:3750:3750))
        (PORT d[4] (4231:4231:4231) (4231:4231:4231))
        (PORT d[5] (2981:2981:2981) (2981:2981:2981))
        (PORT d[6] (3261:3261:3261) (3261:3261:3261))
        (PORT d[7] (3853:3853:3853) (3853:3853:3853))
        (PORT d[8] (3624:3624:3624) (3624:3624:3624))
        (PORT d[9] (3943:3943:3943) (3943:3943:3943))
        (PORT d[10] (4008:4008:4008) (4008:4008:4008))
        (PORT d[11] (4314:4314:4314) (4314:4314:4314))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT ena (3143:3143:3143) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2071:2071:2071))
        (PORT d[0] (3143:3143:3143) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a465\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2835:2835:2835) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2712:2712:2712))
        (PORT d[1] (3580:3580:3580) (3580:3580:3580))
        (PORT d[2] (4530:4530:4530) (4530:4530:4530))
        (PORT d[3] (3390:3390:3390) (3390:3390:3390))
        (PORT d[4] (4905:4905:4905) (4905:4905:4905))
        (PORT d[5] (2861:2861:2861) (2861:2861:2861))
        (PORT d[6] (3251:3251:3251) (3251:3251:3251))
        (PORT d[7] (3652:3652:3652) (3652:3652:3652))
        (PORT d[8] (3946:3946:3946) (3946:3946:3946))
        (PORT d[9] (3557:3557:3557) (3557:3557:3557))
        (PORT d[10] (3804:3804:3804) (3804:3804:3804))
        (PORT d[11] (3716:3716:3716) (3716:3716:3716))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2835:2835:2835) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2835:2835:2835) (2835:2835:2835))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a497\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2035:2035:2035))
        (PORT datab (848:848:848) (848:848:848))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (2520:2520:2520) (2520:2520:2520))
        (PORT datae (1364:1364:1364) (1364:1364:1364))
        (PORT dataf (1432:1432:1432) (1432:1432:1432))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3126:3126:3126) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2943:2943:2943))
        (PORT d[1] (2648:2648:2648) (2648:2648:2648))
        (PORT d[2] (3616:3616:3616) (3616:3616:3616))
        (PORT d[3] (2966:2966:2966) (2966:2966:2966))
        (PORT d[4] (2421:2421:2421) (2421:2421:2421))
        (PORT d[5] (3276:3276:3276) (3276:3276:3276))
        (PORT d[6] (3468:3468:3468) (3468:3468:3468))
        (PORT d[7] (2925:2925:2925) (2925:2925:2925))
        (PORT d[8] (3700:3700:3700) (3700:3700:3700))
        (PORT d[9] (3454:3454:3454) (3454:3454:3454))
        (PORT d[10] (3641:3641:3641) (3641:3641:3641))
        (PORT d[11] (2665:2665:2665) (2665:2665:2665))
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT ena (3126:3126:3126) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (PORT d[0] (3126:3126:3126) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
        (PORT d[1] (2691:2691:2691) (2691:2691:2691))
        (PORT d[2] (3578:3578:3578) (3578:3578:3578))
        (PORT d[3] (4497:4497:4497) (4497:4497:4497))
        (PORT d[4] (2780:2780:2780) (2780:2780:2780))
        (PORT d[5] (3379:3379:3379) (3379:3379:3379))
        (PORT d[6] (3581:3581:3581) (3581:3581:3581))
        (PORT d[7] (3265:3265:3265) (3265:3265:3265))
        (PORT d[8] (3670:3670:3670) (3670:3670:3670))
        (PORT d[9] (3361:3361:3361) (3361:3361:3361))
        (PORT d[10] (3610:3610:3610) (3610:3610:3610))
        (PORT d[11] (2957:2957:2957) (2957:2957:2957))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (3262:3262:3262) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (3262:3262:3262) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a273\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3397:3397:3397) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2574:2574:2574))
        (PORT d[1] (2302:2302:2302) (2302:2302:2302))
        (PORT d[2] (2632:2632:2632) (2632:2632:2632))
        (PORT d[3] (3015:3015:3015) (3015:3015:3015))
        (PORT d[4] (2408:2408:2408) (2408:2408:2408))
        (PORT d[5] (3262:3262:3262) (3262:3262:3262))
        (PORT d[6] (3646:3646:3646) (3646:3646:3646))
        (PORT d[7] (2895:2895:2895) (2895:2895:2895))
        (PORT d[8] (3861:3861:3861) (3861:3861:3861))
        (PORT d[9] (2973:2973:2973) (2973:2973:2973))
        (PORT d[10] (3278:3278:3278) (3278:3278:3278))
        (PORT d[11] (3246:3246:3246) (3246:3246:3246))
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT ena (3397:3397:3397) (3397:3397:3397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (PORT d[0] (3397:3397:3397) (3397:3397:3397))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3429:3429:3429) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3677:3677:3677))
        (PORT d[1] (3347:3347:3347) (3347:3347:3347))
        (PORT d[2] (3650:3650:3650) (3650:3650:3650))
        (PORT d[3] (3935:3935:3935) (3935:3935:3935))
        (PORT d[4] (3137:3137:3137) (3137:3137:3137))
        (PORT d[5] (3733:3733:3733) (3733:3733:3733))
        (PORT d[6] (3982:3982:3982) (3982:3982:3982))
        (PORT d[7] (3672:3672:3672) (3672:3672:3672))
        (PORT d[8] (2973:2973:2973) (2973:2973:2973))
        (PORT d[9] (3475:3475:3475) (3475:3475:3475))
        (PORT d[10] (3364:3364:3364) (3364:3364:3364))
        (PORT d[11] (3274:3274:3274) (3274:3274:3274))
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT ena (3429:3429:3429) (3429:3429:3429))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (PORT d[0] (3429:3429:3429) (3429:3429:3429))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2070:2070:2070))
        (PORT datab (2252:2252:2252) (2252:2252:2252))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (1045:1045:1045) (1045:1045:1045))
        (PORT datae (284:284:284) (284:284:284))
        (PORT dataf (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3245:3245:3245) (3245:3245:3245))
        (PORT datab (2725:2725:2725) (2725:2725:2725))
        (PORT datac (1296:1296:1296) (1296:1296:1296))
        (PORT datad (1448:1448:1448) (1448:1448:1448))
        (PORT datae (1428:1428:1428) (1428:1428:1428))
        (PORT dataf (1835:1835:1835) (1835:1835:1835))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (4140:4140:4140) (4140:4140:4140))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (1733:1733:1733) (1733:1733:1733))
        (PORT datae (1924:1924:1924) (1924:1924:1924))
        (PORT dataf (1566:1566:1566) (1566:1566:1566))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3559:3559:3559) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3295:3295:3295))
        (PORT d[1] (2685:2685:2685) (2685:2685:2685))
        (PORT d[2] (2627:2627:2627) (2627:2627:2627))
        (PORT d[3] (3341:3341:3341) (3341:3341:3341))
        (PORT d[4] (3183:3183:3183) (3183:3183:3183))
        (PORT d[5] (3396:3396:3396) (3396:3396:3396))
        (PORT d[6] (2406:2406:2406) (2406:2406:2406))
        (PORT d[7] (3142:3142:3142) (3142:3142:3142))
        (PORT d[8] (2981:2981:2981) (2981:2981:2981))
        (PORT d[9] (3093:3093:3093) (3093:3093:3093))
        (PORT d[10] (3352:3352:3352) (3352:3352:3352))
        (PORT d[11] (3839:3839:3839) (3839:3839:3839))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3559:3559:3559) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3559:3559:3559) (3559:3559:3559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a434\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (3418:3418:3418) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3847:3847:3847))
        (PORT d[1] (3155:3155:3155) (3155:3155:3155))
        (PORT d[2] (3129:3129:3129) (3129:3129:3129))
        (PORT d[3] (3438:3438:3438) (3438:3438:3438))
        (PORT d[4] (3795:3795:3795) (3795:3795:3795))
        (PORT d[5] (3910:3910:3910) (3910:3910:3910))
        (PORT d[6] (2880:2880:2880) (2880:2880:2880))
        (PORT d[7] (3605:3605:3605) (3605:3605:3605))
        (PORT d[8] (3220:3220:3220) (3220:3220:3220))
        (PORT d[9] (4135:4135:4135) (4135:4135:4135))
        (PORT d[10] (3697:3697:3697) (3697:3697:3697))
        (PORT d[11] (3660:3660:3660) (3660:3660:3660))
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT ena (3418:3418:3418) (3418:3418:3418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (PORT d[0] (3418:3418:3418) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3442:3442:3442) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3729:3729:3729))
        (PORT d[1] (3284:3284:3284) (3284:3284:3284))
        (PORT d[2] (3112:3112:3112) (3112:3112:3112))
        (PORT d[3] (3166:3166:3166) (3166:3166:3166))
        (PORT d[4] (2818:2818:2818) (2818:2818:2818))
        (PORT d[5] (4228:4228:4228) (4228:4228:4228))
        (PORT d[6] (3385:3385:3385) (3385:3385:3385))
        (PORT d[7] (3639:3639:3639) (3639:3639:3639))
        (PORT d[8] (3460:3460:3460) (3460:3460:3460))
        (PORT d[9] (3969:3969:3969) (3969:3969:3969))
        (PORT d[10] (3548:3548:3548) (3548:3548:3548))
        (PORT d[11] (3374:3374:3374) (3374:3374:3374))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (3442:3442:3442) (3442:3442:3442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (3442:3442:3442) (3442:3442:3442))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3563:3563:3563) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3891:3891:3891))
        (PORT d[1] (3183:3183:3183) (3183:3183:3183))
        (PORT d[2] (3251:3251:3251) (3251:3251:3251))
        (PORT d[3] (3714:3714:3714) (3714:3714:3714))
        (PORT d[4] (3598:3598:3598) (3598:3598:3598))
        (PORT d[5] (4506:4506:4506) (4506:4506:4506))
        (PORT d[6] (3585:3585:3585) (3585:3585:3585))
        (PORT d[7] (4043:4043:4043) (4043:4043:4043))
        (PORT d[8] (3970:3970:3970) (3970:3970:3970))
        (PORT d[9] (4158:4158:4158) (4158:4158:4158))
        (PORT d[10] (4066:4066:4066) (4066:4066:4066))
        (PORT d[11] (3508:3508:3508) (3508:3508:3508))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (3563:3563:3563) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (3563:3563:3563) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2419:2419:2419) (2419:2419:2419))
        (PORT datab (2828:2828:2828) (2828:2828:2828))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (PORT datae (1847:1847:1847) (1847:1847:1847))
        (PORT dataf (1890:1890:1890) (1890:1890:1890))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3200:3200:3200))
        (PORT d[1] (3243:3243:3243) (3243:3243:3243))
        (PORT d[2] (2806:2806:2806) (2806:2806:2806))
        (PORT d[3] (2869:2869:2869) (2869:2869:2869))
        (PORT d[4] (2806:2806:2806) (2806:2806:2806))
        (PORT d[5] (2652:2652:2652) (2652:2652:2652))
        (PORT d[6] (2385:2385:2385) (2385:2385:2385))
        (PORT d[7] (3224:3224:3224) (3224:3224:3224))
        (PORT d[8] (2551:2551:2551) (2551:2551:2551))
        (PORT d[9] (3393:3393:3393) (3393:3393:3393))
        (PORT d[10] (2980:2980:2980) (2980:2980:2980))
        (PORT d[11] (3120:3120:3120) (3120:3120:3120))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a466\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3229:3229:3229) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3059:3059:3059))
        (PORT d[1] (2455:2455:2455) (2455:2455:2455))
        (PORT d[2] (2360:2360:2360) (2360:2360:2360))
        (PORT d[3] (3270:3270:3270) (3270:3270:3270))
        (PORT d[4] (2373:2373:2373) (2373:2373:2373))
        (PORT d[5] (3657:3657:3657) (3657:3657:3657))
        (PORT d[6] (2855:2855:2855) (2855:2855:2855))
        (PORT d[7] (2832:2832:2832) (2832:2832:2832))
        (PORT d[8] (2636:2636:2636) (2636:2636:2636))
        (PORT d[9] (2998:2998:2998) (2998:2998:2998))
        (PORT d[10] (3196:3196:3196) (3196:3196:3196))
        (PORT d[11] (3648:3648:3648) (3648:3648:3648))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3229:3229:3229) (3229:3229:3229))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (3229:3229:3229) (3229:3229:3229))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3541:3541:3541) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4247:4247:4247))
        (PORT d[1] (2945:2945:2945) (2945:2945:2945))
        (PORT d[2] (3513:3513:3513) (3513:3513:3513))
        (PORT d[3] (3754:3754:3754) (3754:3754:3754))
        (PORT d[4] (3377:3377:3377) (3377:3377:3377))
        (PORT d[5] (4289:4289:4289) (4289:4289:4289))
        (PORT d[6] (2853:2853:2853) (2853:2853:2853))
        (PORT d[7] (3681:3681:3681) (3681:3681:3681))
        (PORT d[8] (3228:3228:3228) (3228:3228:3228))
        (PORT d[9] (3754:3754:3754) (3754:3754:3754))
        (PORT d[10] (3775:3775:3775) (3775:3775:3775))
        (PORT d[11] (3713:3713:3713) (3713:3713:3713))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3541:3541:3541) (3541:3541:3541))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3541:3541:3541) (3541:3541:3541))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3714:3714:3714) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4190:4190:4190) (4190:4190:4190))
        (PORT d[1] (3219:3219:3219) (3219:3219:3219))
        (PORT d[2] (3129:3129:3129) (3129:3129:3129))
        (PORT d[3] (4106:4106:4106) (4106:4106:4106))
        (PORT d[4] (3341:3341:3341) (3341:3341:3341))
        (PORT d[5] (3970:3970:3970) (3970:3970:3970))
        (PORT d[6] (2946:2946:2946) (2946:2946:2946))
        (PORT d[7] (3650:3650:3650) (3650:3650:3650))
        (PORT d[8] (3499:3499:3499) (3499:3499:3499))
        (PORT d[9] (3710:3710:3710) (3710:3710:3710))
        (PORT d[10] (4147:4147:4147) (4147:4147:4147))
        (PORT d[11] (4035:4035:4035) (4035:4035:4035))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3714:3714:3714) (3714:3714:3714))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3714:3714:3714) (3714:3714:3714))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2411:2411:2411))
        (PORT datab (655:655:655) (655:655:655))
        (PORT datac (583:583:583) (583:583:583))
        (PORT datad (3079:3079:3079) (3079:3079:3079))
        (PORT datae (1291:1291:1291) (1291:1291:1291))
        (PORT dataf (1572:1572:1572) (1572:1572:1572))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3317:3317:3317) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3634:3634:3634))
        (PORT d[1] (2777:2777:2777) (2777:2777:2777))
        (PORT d[2] (2796:2796:2796) (2796:2796:2796))
        (PORT d[3] (3390:3390:3390) (3390:3390:3390))
        (PORT d[4] (3181:3181:3181) (3181:3181:3181))
        (PORT d[5] (3746:3746:3746) (3746:3746:3746))
        (PORT d[6] (2769:2769:2769) (2769:2769:2769))
        (PORT d[7] (3234:3234:3234) (3234:3234:3234))
        (PORT d[8] (3035:3035:3035) (3035:3035:3035))
        (PORT d[9] (3155:3155:3155) (3155:3155:3155))
        (PORT d[10] (3721:3721:3721) (3721:3721:3721))
        (PORT d[11] (3611:3611:3611) (3611:3611:3611))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3317:3317:3317) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3317:3317:3317) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3592:3592:3592) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3923:3923:3923))
        (PORT d[1] (3205:3205:3205) (3205:3205:3205))
        (PORT d[2] (2610:2610:2610) (2610:2610:2610))
        (PORT d[3] (4113:4113:4113) (4113:4113:4113))
        (PORT d[4] (2838:2838:2838) (2838:2838:2838))
        (PORT d[5] (3571:3571:3571) (3571:3571:3571))
        (PORT d[6] (3548:3548:3548) (3548:3548:3548))
        (PORT d[7] (3392:3392:3392) (3392:3392:3392))
        (PORT d[8] (3182:3182:3182) (3182:3182:3182))
        (PORT d[9] (3652:3652:3652) (3652:3652:3652))
        (PORT d[10] (3865:3865:3865) (3865:3865:3865))
        (PORT d[11] (4372:4372:4372) (4372:4372:4372))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3592:3592:3592) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3592:3592:3592) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3320:3320:3320) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3466:3466:3466))
        (PORT d[1] (2951:2951:2951) (2951:2951:2951))
        (PORT d[2] (2768:2768:2768) (2768:2768:2768))
        (PORT d[3] (3706:3706:3706) (3706:3706:3706))
        (PORT d[4] (2815:2815:2815) (2815:2815:2815))
        (PORT d[5] (3934:3934:3934) (3934:3934:3934))
        (PORT d[6] (3123:3123:3123) (3123:3123:3123))
        (PORT d[7] (3352:3352:3352) (3352:3352:3352))
        (PORT d[8] (3742:3742:3742) (3742:3742:3742))
        (PORT d[9] (3371:3371:3371) (3371:3371:3371))
        (PORT d[10] (3999:3999:3999) (3999:3999:3999))
        (PORT d[11] (3892:3892:3892) (3892:3892:3892))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3320:3320:3320) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3320:3320:3320) (3320:3320:3320))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a498\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (3583:3583:3583) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4151:4151:4151))
        (PORT d[1] (3255:3255:3255) (3255:3255:3255))
        (PORT d[2] (3198:3198:3198) (3198:3198:3198))
        (PORT d[3] (3478:3478:3478) (3478:3478:3478))
        (PORT d[4] (3222:3222:3222) (3222:3222:3222))
        (PORT d[5] (3985:3985:3985) (3985:3985:3985))
        (PORT d[6] (3498:3498:3498) (3498:3498:3498))
        (PORT d[7] (3708:3708:3708) (3708:3708:3708))
        (PORT d[8] (3072:3072:3072) (3072:3072:3072))
        (PORT d[9] (4164:4164:4164) (4164:4164:4164))
        (PORT d[10] (3458:3458:3458) (3458:3458:3458))
        (PORT d[11] (4000:4000:4000) (4000:4000:4000))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (3583:3583:3583) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (3583:3583:3583) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2403:2403:2403) (2403:2403:2403))
        (PORT datab (3089:3089:3089) (3089:3089:3089))
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT datad (1316:1316:1316) (1316:1316:1316))
        (PORT datae (1600:1600:1600) (1600:1600:1600))
        (PORT dataf (1475:1475:1475) (1475:1475:1475))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT ena (3702:3702:3702) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3903:3903:3903))
        (PORT d[1] (3479:3479:3479) (3479:3479:3479))
        (PORT d[2] (3262:3262:3262) (3262:3262:3262))
        (PORT d[3] (3677:3677:3677) (3677:3677:3677))
        (PORT d[4] (3603:3603:3603) (3603:3603:3603))
        (PORT d[5] (4487:4487:4487) (4487:4487:4487))
        (PORT d[6] (3275:3275:3275) (3275:3275:3275))
        (PORT d[7] (4045:4045:4045) (4045:4045:4045))
        (PORT d[8] (3993:3993:3993) (3993:3993:3993))
        (PORT d[9] (4134:4134:4134) (4134:4134:4134))
        (PORT d[10] (4259:4259:4259) (4259:4259:4259))
        (PORT d[11] (3414:3414:3414) (3414:3414:3414))
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT ena (3702:3702:3702) (3702:3702:3702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (PORT d[0] (3702:3702:3702) (3702:3702:3702))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT ena (3549:3549:3549) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3217:3217:3217))
        (PORT d[1] (2795:2795:2795) (2795:2795:2795))
        (PORT d[2] (2796:2796:2796) (2796:2796:2796))
        (PORT d[3] (3820:3820:3820) (3820:3820:3820))
        (PORT d[4] (4060:4060:4060) (4060:4060:4060))
        (PORT d[5] (3983:3983:3983) (3983:3983:3983))
        (PORT d[6] (3121:3121:3121) (3121:3121:3121))
        (PORT d[7] (3334:3334:3334) (3334:3334:3334))
        (PORT d[8] (3555:3555:3555) (3555:3555:3555))
        (PORT d[9] (3520:3520:3520) (3520:3520:3520))
        (PORT d[10] (3451:3451:3451) (3451:3451:3451))
        (PORT d[11] (3230:3230:3230) (3230:3230:3230))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT ena (3549:3549:3549) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (PORT d[0] (3549:3549:3549) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2137:2137:2137) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3682:3682:3682) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3394:3394:3394))
        (PORT d[1] (3189:3189:3189) (3189:3189:3189))
        (PORT d[2] (3054:3054:3054) (3054:3054:3054))
        (PORT d[3] (3391:3391:3391) (3391:3391:3391))
        (PORT d[4] (2920:2920:2920) (2920:2920:2920))
        (PORT d[5] (3951:3951:3951) (3951:3951:3951))
        (PORT d[6] (2804:2804:2804) (2804:2804:2804))
        (PORT d[7] (3621:3621:3621) (3621:3621:3621))
        (PORT d[8] (3514:3514:3514) (3514:3514:3514))
        (PORT d[9] (3652:3652:3652) (3652:3652:3652))
        (PORT d[10] (3846:3846:3846) (3846:3846:3846))
        (PORT d[11] (3401:3401:3401) (3401:3401:3401))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (3682:3682:3682) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (3682:3682:3682) (3682:3682:3682))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (832:832:832))
        (PORT datab (3095:3095:3095) (3095:3095:3095))
        (PORT datac (2115:2115:2115) (2115:2115:2115))
        (PORT datad (1161:1161:1161) (1161:1161:1161))
        (PORT datae (1935:1935:1935) (1935:1935:1935))
        (PORT dataf (2352:2352:2352) (2352:2352:2352))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2541:2541:2541) (2541:2541:2541))
        (PORT datab (2420:2420:2420) (2420:2420:2420))
        (PORT datac (655:655:655) (655:655:655))
        (PORT datad (243:243:243) (243:243:243))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT ena (4504:4504:4504) (4504:4504:4504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (1827:1827:1827) (1827:1827:1827))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (2232:2232:2232) (2232:2232:2232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1889:1889:1889) (1889:1889:1889))
        (PORT datad (353:353:353) (353:353:353))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (3795:3795:3795) (3795:3795:3795))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2272:2272:2272) (2272:2272:2272))
        (PORT datad (1789:1789:1789) (1789:1789:1789))
        (PORT dataf (1566:1566:1566) (1566:1566:1566))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1565:1565:1565) (1565:1565:1565))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (875:875:875) (875:875:875))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (871:871:871) (871:871:871))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (572:572:572) (572:572:572))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (670:670:670) (670:670:670))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (648:648:648) (648:648:648))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1844:1844:1844) (1844:1844:1844))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst18\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (577:577:577) (577:577:577))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode3w\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (360:360:360))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode185w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (497:497:497) (497:497:497))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (421:421:421) (421:421:421))
        (PORT dataf (261:261:261) (261:261:261))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (645:645:645) (645:645:645))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode165w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (495:495:495) (495:495:495))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (302:302:302) (302:302:302))
        (PORT dataf (259:259:259) (259:259:259))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1883:1883:1883) (1883:1883:1883))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode175w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (761:761:761))
        (PORT datab (736:736:736) (736:736:736))
        (PORT datac (758:758:758) (758:758:758))
        (PORT datad (665:665:665) (665:665:665))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst2\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (2070:2070:2070) (2070:2070:2070))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode155w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datac (766:766:766) (766:766:766))
        (PORT datad (686:686:686) (686:686:686))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1868:1868:1868) (1868:1868:1868))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1947:1947:1947))
        (PORT datab (2139:2139:2139) (2139:2139:2139))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (498:498:498) (498:498:498))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode93w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (PORT datab (855:855:855) (855:855:855))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (619:619:619) (619:619:619))
        (PORT dataf (634:634:634) (634:634:634))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1911:1911:1911) (1911:1911:1911))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode83w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (735:735:735) (735:735:735))
        (PORT datac (782:782:782) (782:782:782))
        (PORT datad (672:672:672) (672:672:672))
        (PORT dataf (720:720:720) (720:720:720))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1884:1884:1884) (1884:1884:1884))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode73w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (496:496:496) (496:496:496))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (417:417:417) (417:417:417))
        (PORT dataf (258:258:258) (258:258:258))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1917:1917:1917) (1917:1917:1917))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2494:2494:2494))
        (PORT datab (2020:2020:2020) (2020:2020:2020))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (338:338:338) (338:338:338))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2303:2303:2303))
        (PORT datac (2166:2166:2166) (2166:2166:2166))
        (PORT dataf (1896:1896:1896) (1896:1896:1896))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode43w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (686:686:686) (686:686:686))
        (PORT dataf (729:729:729) (729:729:729))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1404:1404:1404) (1404:1404:1404))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2310:2310:2310) (2310:2310:2310))
        (PORT dataf (1915:1915:1915) (1915:1915:1915))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode145w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (346:346:346) (346:346:346))
        (PORT datad (422:422:422) (422:422:422))
        (PORT dataf (261:261:261) (261:261:261))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode125w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datab (490:490:490) (490:490:490))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (320:320:320) (320:320:320))
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1406:1406:1406) (1406:1406:1406))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1777:1777:1777) (1777:1777:1777))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode114w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datac (774:774:774) (774:774:774))
        (PORT datad (687:687:687) (687:687:687))
        (PORT dataf (723:723:723) (723:723:723))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1598:1598:1598) (1598:1598:1598))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode135w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (738:738:738) (738:738:738))
        (PORT datac (780:780:780) (780:780:780))
        (PORT datad (676:676:676) (676:676:676))
        (PORT dataf (725:725:725) (725:725:725))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1570:1570:1570) (1570:1570:1570))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2411:2411:2411))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (2443:2443:2443) (2443:2443:2443))
        (PORT datae (572:572:572) (572:572:572))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode33w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (PORT datab (855:855:855) (855:855:855))
        (PORT datac (863:863:863) (863:863:863))
        (PORT datad (619:619:619) (619:619:619))
        (PORT dataf (632:632:632) (632:632:632))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1372:1372:1372) (1372:1372:1372))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1673:1673:1673) (1673:1673:1673))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w2_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2408:2408:2408) (2408:2408:2408))
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (1330:1330:1330) (1330:1330:1330))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (873:873:873) (873:873:873))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode287w\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (513:513:513) (513:513:513))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode276w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (761:761:761))
        (PORT datab (736:736:736) (736:736:736))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (639:639:639) (639:639:639))
        (PORT dataf (721:721:721) (721:721:721))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1396:1396:1396) (1396:1396:1396))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode236w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (324:324:324) (324:324:324))
        (PORT datad (322:322:322) (322:322:322))
        (PORT dataf (432:432:432) (432:432:432))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1398:1398:1398) (1398:1398:1398))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode367w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (496:496:496) (496:496:496))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (316:316:316) (316:316:316))
        (PORT dataf (272:272:272) (272:272:272))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1636:1636:1636) (1636:1636:1636))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode327w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datad (764:764:764) (764:764:764))
        (PORT datae (644:644:644) (644:644:644))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1636:1636:1636) (1636:1636:1636))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2027:2027:2027))
        (PORT datab (2792:2792:2792) (2792:2792:2792))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (616:616:616) (616:616:616))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode246w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (495:495:495) (495:495:495))
        (PORT datac (337:337:337) (337:337:337))
        (PORT dataf (274:274:274) (274:274:274))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode296w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (774:774:774))
        (PORT datab (738:738:738) (738:738:738))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (638:638:638) (638:638:638))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2201:2201:2201) (2201:2201:2201))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode205w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (304:304:304) (304:304:304))
        (PORT dataf (427:427:427) (427:427:427))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode337w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (357:357:357) (357:357:357))
        (PORT dataf (270:270:270) (270:270:270))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2205:2205:2205) (2205:2205:2205))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2666:2666:2666) (2666:2666:2666))
        (PORT datab (2024:2024:2024) (2024:2024:2024))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (507:507:507) (507:507:507))
        (PORT dataf (374:374:374) (374:374:374))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode216w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (644:644:644) (644:644:644))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (843:843:843) (843:843:843))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode256w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (709:709:709) (709:709:709))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (686:686:686) (686:686:686))
        (PORT datae (625:625:625) (625:625:625))
        (PORT dataf (659:659:659) (659:659:659))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (870:870:870) (870:870:870))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode347w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (499:499:499) (499:499:499))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (314:314:314) (314:314:314))
        (PORT dataf (274:274:274) (274:274:274))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (843:843:843) (843:843:843))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode307w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (800:800:800))
        (PORT datab (740:740:740) (740:740:740))
        (PORT datac (756:756:756) (756:756:756))
        (PORT datae (636:636:636) (636:636:636))
        (PORT dataf (730:730:730) (730:730:730))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2094:2094:2094) (2094:2094:2094))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2035:2035:2035))
        (PORT datab (1982:1982:1982) (1982:1982:1982))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (668:668:668) (668:668:668))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode266w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datac (776:776:776) (776:776:776))
        (PORT datad (645:645:645) (645:645:645))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1892:1892:1892) (1892:1892:1892))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode226w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (771:771:771) (771:771:771))
        (PORT datad (640:640:640) (640:640:640))
        (PORT dataf (736:736:736) (736:736:736))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1897:1897:1897) (1897:1897:1897))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1516:1516:1516) (1516:1516:1516))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode357w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (497:497:497) (497:497:497))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (314:314:314) (314:314:314))
        (PORT dataf (273:273:273) (273:273:273))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1860:1860:1860) (1860:1860:1860))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode317w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (317:317:317) (317:317:317))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (290:290:290) (290:290:290))
        (PORT dataf (431:431:431) (431:431:431))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2195:2195:2195))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (2390:2390:2390) (2390:2390:2390))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2069:2069:2069))
        (PORT datab (2420:2420:2420) (2420:2420:2420))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (348:348:348) (348:348:348))
        (PORT datae (822:822:822) (822:822:822))
        (PORT dataf (579:579:579) (579:579:579))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w2_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1682:1682:1682) (1682:1682:1682))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (850:850:850) (850:850:850))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1624:1624:1624))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (1798:1798:1798) (1798:1798:1798))
        (PORT dataf (2230:2230:2230) (2230:2230:2230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (1970:1970:1970) (1970:1970:1970))
        (PORT dataf (1925:1925:1925) (1925:1925:1925))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst\|FORWARDB\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (277:277:277))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (286:286:286) (286:286:286))
        (PORT datae (352:352:352) (352:352:352))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[2\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1147:1147:1147))
        (PORT datab (2325:2325:2325) (2325:2325:2325))
        (PORT datac (1541:1541:1541) (1541:1541:1541))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (PORT dataf (1591:1591:1591) (1591:1591:1591))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1531:1531:1531) (1531:1531:1531))
        (PORT dataf (1512:1512:1512) (1512:1512:1512))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1698:1698:1698) (1698:1698:1698))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (1254:1254:1254) (1254:1254:1254))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (1143:1143:1143) (1143:1143:1143))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|SE\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1512:1512:1512))
        (PORT datac (287:287:287) (287:287:287))
        (PORT dataf (2536:2536:2536) (2536:2536:2536))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUOP\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (299:299:299))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (350:350:350) (350:350:350))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (3718:3718:3718) (3718:3718:3718))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[0\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (879:879:879))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datac (1636:1636:1636) (1636:1636:1636))
        (PORT datad (1887:1887:1887) (1887:1887:1887))
        (PORT dataf (1507:1507:1507) (1507:1507:1507))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (2204:2204:2204) (2204:2204:2204))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (2746:2746:2746) (2746:2746:2746))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|ALUIMM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datae (1745:1745:1745) (1745:1745:1745))
        (PORT dataf (633:633:633) (633:633:633))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst10\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (838:838:838) (838:838:838))
        (PORT dataf (928:928:928) (928:928:928))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (798:798:798) (798:798:798))
        (IOPATH dataf cout (324:324:324) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (858:858:858))
        (PORT datad (870:870:870) (870:870:870))
        (PORT dataf (910:910:910) (910:910:910))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[0\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1023:1023:1023))
        (PORT datab (1046:1046:1046) (1046:1046:1046))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (831:831:831) (831:831:831))
        (PORT dataf (1149:1149:1149) (1149:1149:1149))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1302:1302:1302))
        (PORT datac (1316:1316:1316) (1316:1316:1316))
        (PORT datad (1418:1418:1418) (1418:1418:1418))
        (PORT dataf (1266:1266:1266) (1266:1266:1266))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1698:1698:1698) (1698:1698:1698))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst3\|EXTIMM\[31\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (905:905:905))
        (PORT datac (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (722:722:722) (722:722:722))
        (PORT dataf (982:982:982) (982:982:982))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~384\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1369:1369:1369))
        (PORT datad (735:735:735) (735:735:735))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[1\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1320:1320:1320))
        (PORT datab (2399:2399:2399) (2399:2399:2399))
        (PORT datac (646:646:646) (646:646:646))
        (PORT datad (1269:1269:1269) (1269:1269:1269))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1721:1721:1721))
        (PORT datab (1995:1995:1995) (1995:1995:1995))
        (PORT dataf (1665:1665:1665) (1665:1665:1665))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst5\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (2876:2876:2876) (2876:2876:2876))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (583:583:583) (583:583:583))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (2605:2605:2605) (2605:2605:2605))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[5\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1669:1669:1669))
        (PORT datab (1624:1624:1624) (1624:1624:1624))
        (PORT datac (1816:1816:1816) (1816:1816:1816))
        (PORT datae (1022:1022:1022) (1022:1022:1022))
        (PORT dataf (1659:1659:1659) (1659:1659:1659))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst18\|inst\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (916:916:916) (916:916:916))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (1348:1348:1348) (1348:1348:1348))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (PORT dataf (718:718:718) (718:718:718))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (1038:1038:1038))
        (PORT datad (992:992:992) (992:992:992))
        (PORT datae (982:982:982) (982:982:982))
        (PORT dataf (907:907:907) (907:907:907))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (931:931:931) (931:931:931))
        (PORT dataf (1170:1170:1170) (1170:1170:1170))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (956:956:956) (956:956:956))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT dataf (1334:1334:1334) (1334:1334:1334))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT dataf (996:996:996) (996:996:996))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[127\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (947:947:947) (947:947:947))
        (PORT dataf (924:924:924) (924:924:924))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (754:754:754) (754:754:754))
        (PORT dataf (1118:1118:1118) (1118:1118:1118))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (767:767:767))
        (PORT datac (881:881:881) (881:881:881))
        (PORT dataf (754:754:754) (754:754:754))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (952:952:952) (952:952:952))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1066:1066:1066) (1066:1066:1066))
        (PORT datac (1144:1144:1144) (1144:1144:1144))
        (PORT datad (1023:1023:1023) (1023:1023:1023))
        (PORT dataf (1063:1063:1063) (1063:1063:1063))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[53\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (713:713:713))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (641:641:641) (641:641:641))
        (PORT dataf (874:874:874) (874:874:874))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[113\]\~443\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datac (588:588:588) (588:588:588))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[78\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1368:1368:1368) (1368:1368:1368))
        (PORT datad (1370:1370:1370) (1370:1370:1370))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (4215:4215:4215) (4215:4215:4215))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (260:260:260) (260:260:260))
        (PORT dataf (673:673:673) (673:673:673))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1097:1097:1097) (1097:1097:1097))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (898:898:898) (898:898:898))
        (PORT dataf (1136:1136:1136) (1136:1136:1136))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (2886:2886:2886) (2886:2886:2886))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[3\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1583:1583:1583))
        (PORT datab (583:583:583) (583:583:583))
        (PORT datad (2310:2310:2310) (2310:2310:2310))
        (PORT datae (1648:1648:1648) (1648:1648:1648))
        (PORT dataf (1308:1308:1308) (1308:1308:1308))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (2600:2600:2600) (2600:2600:2600))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1097:1097:1097) (1097:1097:1097))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (257:257:257))
        (PORT dataf (1285:1285:1285) (1285:1285:1285))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode63w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (735:735:735) (735:735:735))
        (PORT datac (756:756:756) (756:756:756))
        (PORT datad (674:674:674) (674:674:674))
        (PORT dataf (739:739:739) (739:739:739))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1522:1522:1522) (1522:1522:1522))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1328:1328:1328) (1328:1328:1328))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1419:1419:1419) (1419:1419:1419))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1340:1340:1340) (1340:1340:1340))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1338:1338:1338) (1338:1338:1338))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1870:1870:1870) (1870:1870:1870))
        (PORT datab (2000:2000:2000) (2000:2000:2000))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2254:2254:2254) (2254:2254:2254))
        (PORT dataf (1553:1553:1553) (1553:1553:1553))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1593:1593:1593) (1593:1593:1593))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1755:1755:1755) (1755:1755:1755))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1591:1591:1591) (1591:1591:1591))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1589:1589:1589) (1589:1589:1589))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1707:1707:1707) (1707:1707:1707))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1611:1611:1611) (1611:1611:1611))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1935:1935:1935))
        (PORT datab (2421:2421:2421) (2421:2421:2421))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|37\|auto_generated\|w_anode53w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (861:861:861) (861:861:861))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datae (646:646:646) (646:646:646))
        (PORT dataf (628:628:628) (628:628:628))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT adatasdata (1325:1325:1325) (1325:1325:1325))
        (PORT aclr (1874:1874:1874) (1874:1874:1874))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT adatasdata (1329:1329:1329) (1329:1329:1329))
        (PORT aclr (1874:1874:1874) (1874:1874:1874))
        (PORT ena (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w3_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2113:2113:2113) (2113:2113:2113))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT adatasdata (1328:1328:1328) (1328:1328:1328))
        (PORT aclr (1874:1874:1874) (1874:1874:1874))
        (PORT ena (1706:1706:1706) (1706:1706:1706))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1429:1429:1429) (1429:1429:1429))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1675:1675:1675) (1675:1675:1675))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2242:2242:2242))
        (PORT datab (2129:2129:2129) (2129:2129:2129))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (862:862:862) (862:862:862))
        (PORT datae (849:849:849) (849:849:849))
        (PORT dataf (825:825:825) (825:825:825))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1432:1432:1432) (1432:1432:1432))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1354:1354:1354))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (812:812:812) (812:812:812))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1378:1378:1378) (1378:1378:1378))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1380:1380:1380) (1380:1380:1380))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1381:1381:1381) (1381:1381:1381))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1362:1362:1362) (1362:1362:1362))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2052:2052:2052) (2052:2052:2052))
        (PORT datab (1997:1997:1997) (1997:1997:1997))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (248:248:248) (248:248:248))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1868:1868:1868) (1868:1868:1868))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1868:1868:1868) (1868:1868:1868))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1869:1869:1869) (1869:1869:1869))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2288:2288:2288))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (2274:2274:2274) (2274:2274:2274))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (504:504:504) (504:504:504))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1360:1360:1360) (1360:1360:1360))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2484:2484:2484) (2484:2484:2484))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1367:1367:1367) (1367:1367:1367))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2538:2538:2538) (2538:2538:2538))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1143:1143:1143) (1143:1143:1143))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1146:1146:1146) (1146:1146:1146))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2116:2116:2116) (2116:2116:2116))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2168:2168:2168))
        (PORT datab (1992:1992:1992) (1992:1992:1992))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (510:510:510) (510:510:510))
        (PORT dataf (540:540:540) (540:540:540))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (2538:2538:2538) (2538:2538:2538))
        (PORT datac (2128:2128:2128) (2128:2128:2128))
        (PORT datad (621:621:621) (621:621:621))
        (PORT datae (602:602:602) (602:602:602))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w3_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (1097:1097:1097) (1097:1097:1097))
        (PORT datad (830:830:830) (830:830:830))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (709:709:709) (709:709:709))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1491:1491:1491))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (1577:1577:1577) (1577:1577:1577))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (921:921:921) (921:921:921))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (652:652:652) (652:652:652))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (717:717:717) (717:717:717))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[34\]\~375\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (588:588:588) (588:588:588))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (PORT dataf (870:870:870) (870:870:870))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[64\]\~405\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datab (1100:1100:1100) (1100:1100:1100))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (236:236:236) (236:236:236))
        (PORT dataf (904:904:904) (904:904:904))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[96\]\~416\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datad (1005:1005:1005) (1005:1005:1005))
        (PORT datae (857:857:857) (857:857:857))
        (PORT dataf (736:736:736) (736:736:736))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[7\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1786:1786:1786))
        (PORT datab (1408:1408:1408) (1408:1408:1408))
        (PORT datac (1257:1257:1257) (1257:1257:1257))
        (PORT datad (701:701:701) (701:701:701))
        (PORT dataf (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[9\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (643:643:643))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (1431:1431:1431) (1431:1431:1431))
        (PORT datad (1330:1330:1330) (1330:1330:1330))
        (PORT datae (1322:1322:1322) (1322:1322:1322))
        (PORT dataf (884:884:884) (884:884:884))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (880:880:880) (880:880:880))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datad (562:562:562) (562:562:562))
        (PORT datae (540:540:540) (540:540:540))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1351:1351:1351) (1351:1351:1351))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1653:1653:1653) (1653:1653:1653))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1344:1344:1344) (1344:1344:1344))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1668:1668:1668) (1668:1668:1668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2413:2413:2413) (2413:2413:2413))
        (PORT datab (1868:1868:1868) (1868:1868:1868))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (372:372:372) (372:372:372))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1634:1634:1634) (1634:1634:1634))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1627:1627:1627) (1627:1627:1627))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1609:1609:1609) (1609:1609:1609))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2595:2595:2595))
        (PORT datab (1774:1774:1774) (1774:1774:1774))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (961:961:961) (961:961:961))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (959:959:959) (959:959:959))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (960:960:960) (960:960:960))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2683:2683:2683) (2683:2683:2683))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1190:1190:1190) (1190:1190:1190))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2527:2527:2527) (2527:2527:2527))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2038:2038:2038))
        (PORT datab (1434:1434:1434) (1434:1434:1434))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (570:570:570) (570:570:570))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2259:2259:2259) (2259:2259:2259))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (918:918:918) (918:918:918))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2256:2256:2256) (2256:2256:2256))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1322:1322:1322) (1322:1322:1322))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (1298:1298:1298) (1298:1298:1298))
        (PORT datac (1358:1358:1358) (1358:1358:1358))
        (PORT datad (278:278:278) (278:278:278))
        (PORT datae (495:495:495) (495:495:495))
        (PORT dataf (685:685:685) (685:685:685))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1411:1411:1411) (1411:1411:1411))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1351:1351:1351))
        (PORT datab (1666:1666:1666) (1666:1666:1666))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (343:343:343) (343:343:343))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (278:278:278))
        (PORT datab (1912:1912:1912) (1912:1912:1912))
        (PORT datac (2447:2447:2447) (2447:2447:2447))
        (PORT datad (639:639:639) (639:639:639))
        (PORT datae (502:502:502) (502:502:502))
        (PORT dataf (808:808:808) (808:808:808))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (915:915:915) (915:915:915))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2373:2373:2373) (2373:2373:2373))
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT dataf (1312:1312:1312) (1312:1312:1312))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w9_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1865:1865:1865) (1865:1865:1865))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1441:1441:1441) (1441:1441:1441))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1391:1391:1391) (1391:1391:1391))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1143:1143:1143) (1143:1143:1143))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1890:1890:1890) (1890:1890:1890))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2088:2088:2088))
        (PORT datab (1859:1859:1859) (1859:1859:1859))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (645:645:645))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (716:716:716) (716:716:716))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (793:793:793) (793:793:793))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w9_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (805:805:805) (805:805:805))
        (PORT datac (1289:1289:1289) (1289:1289:1289))
        (PORT datad (1031:1031:1031) (1031:1031:1031))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[9\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2277:2277:2277))
        (PORT datab (877:877:877) (877:877:877))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (590:590:590) (590:590:590))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (1365:1365:1365) (1365:1365:1365))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (1153:1153:1153) (1153:1153:1153))
        (PORT datae (1042:1042:1042) (1042:1042:1042))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1240:1240:1240) (1240:1240:1240))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1378:1378:1378) (1378:1378:1378))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (1047:1047:1047) (1047:1047:1047))
        (PORT dataf (1042:1042:1042) (1042:1042:1042))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1443:1443:1443) (1443:1443:1443))
        (PORT datad (1088:1088:1088) (1088:1088:1088))
        (PORT dataf (559:559:559) (559:559:559))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (557:557:557) (557:557:557))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datac (1609:1609:1609) (1609:1609:1609))
        (PORT datae (810:810:810) (810:810:810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1752:1752:1752) (1752:1752:1752))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1599:1599:1599) (1599:1599:1599))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1744:1744:1744) (1744:1744:1744))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1976:1976:1976) (1976:1976:1976))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1974:1974:1974) (1974:1974:1974))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2273:2273:2273))
        (PORT datab (2259:2259:2259) (2259:2259:2259))
        (PORT datac (578:578:578) (578:578:578))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1389:1389:1389) (1389:1389:1389))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2444:2444:2444) (2444:2444:2444))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2442:2442:2442) (2442:2442:2442))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (2445:2445:2445) (2445:2445:2445))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2196:2196:2196))
        (PORT datab (2027:2027:2027) (2027:2027:2027))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (319:319:319) (319:319:319))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1931:1931:1931) (1931:1931:1931))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1460:1460:1460) (1460:1460:1460))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2678:2678:2678) (2678:2678:2678))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1462:1462:1462) (1462:1462:1462))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1188:1188:1188) (1188:1188:1188))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2652:2652:2652) (2652:2652:2652))
        (PORT datab (2173:2173:2173) (2173:2173:2173))
        (PORT datac (436:436:436) (436:436:436))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (628:628:628) (628:628:628))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2058:2058:2058) (2058:2058:2058))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1749:1749:1749) (1749:1749:1749))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1756:1756:1756) (1756:1756:1756))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1790:1790:1790) (1790:1790:1790))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2054:2054:2054) (2054:2054:2054))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2376:2376:2376) (2376:2376:2376))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2451:2451:2451) (2451:2451:2451))
        (PORT datab (1963:1963:1963) (1963:1963:1963))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (633:633:633) (633:633:633))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1198:1198:1198) (1198:1198:1198))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1196:1196:1196) (1196:1196:1196))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1487:1487:1487) (1487:1487:1487))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1199:1199:1199) (1199:1199:1199))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2358:2358:2358))
        (PORT datab (2232:2232:2232) (2232:2232:2232))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (2063:2063:2063) (2063:2063:2063))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2035:2035:2035) (2035:2035:2035))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1947:1947:1947) (1947:1947:1947))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1937:1937:1937) (1937:1937:1937))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2387:2387:2387) (2387:2387:2387))
        (PORT datab (2475:2475:2475) (2475:2475:2475))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (636:636:636) (636:636:636))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2334:2334:2334) (2334:2334:2334))
        (PORT datab (2699:2699:2699) (2699:2699:2699))
        (PORT datac (532:532:532) (532:532:532))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (819:819:819) (819:819:819))
        (PORT dataf (796:796:796) (796:796:796))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1760:1760:1760) (1760:1760:1760))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2252:2252:2252) (2252:2252:2252))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1818:1818:1818) (1818:1818:1818))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1819:1819:1819) (1819:1819:1819))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1854:1854:1854) (1854:1854:1854))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1856:1856:1856) (1856:1856:1856))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2843:2843:2843) (2843:2843:2843))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (2357:2357:2357) (2357:2357:2357))
        (PORT datae (342:342:342) (342:342:342))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1452:1452:1452) (1452:1452:1452))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w8_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2094:2094:2094) (2094:2094:2094))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1238:1238:1238))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (866:866:866) (866:866:866))
        (PORT datad (386:386:386) (386:386:386))
        (PORT datae (783:783:783) (783:783:783))
        (PORT dataf (811:811:811) (811:811:811))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w8_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1241:1241:1241))
        (PORT datab (1248:1248:1248) (1248:1248:1248))
        (PORT datac (784:784:784) (784:784:784))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (203:203:203) (203:203:203))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[114\]\~444\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (924:924:924) (924:924:924))
        (PORT datad (615:615:615) (615:615:615))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1447:1447:1447) (1447:1447:1447))
        (PORT dataf (696:696:696) (696:696:696))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (PORT dataf (991:991:991) (991:991:991))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[74\]\~370\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1194:1194:1194))
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (680:680:680) (680:680:680))
        (PORT datad (375:375:375) (375:375:375))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~441\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (PORT dataf (959:959:959) (959:959:959))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (968:968:968) (968:968:968))
        (PORT datad (1009:1009:1009) (1009:1009:1009))
        (PORT dataf (1076:1076:1076) (1076:1076:1076))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1459:1459:1459) (1459:1459:1459))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1383:1383:1383) (1383:1383:1383))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (855:855:855) (855:855:855))
        (PORT datad (1291:1291:1291) (1291:1291:1291))
        (PORT dataf (528:528:528) (528:528:528))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1640:1640:1640) (1640:1640:1640))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1640:1640:1640) (1640:1640:1640))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1438:1438:1438) (1438:1438:1438))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1636:1636:1636) (1636:1636:1636))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1649:1649:1649) (1649:1649:1649))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1509:1509:1509) (1509:1509:1509))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1949:1949:1949))
        (PORT datab (2169:2169:2169) (2169:2169:2169))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1669:1669:1669) (1669:1669:1669))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1667:1667:1667) (1667:1667:1667))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1666:1666:1666) (1666:1666:1666))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1628:1628:1628) (1628:1628:1628))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1419:1419:1419) (1419:1419:1419))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1881:1881:1881))
        (PORT datab (1896:1896:1896) (1896:1896:1896))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (594:594:594) (594:594:594))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1628:1628:1628) (1628:1628:1628))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1371:1371:1371) (1371:1371:1371))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w4_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1998:1998:1998) (1998:1998:1998))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1682:1682:1682) (1682:1682:1682))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2461:2461:2461) (2461:2461:2461))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1847:1847:1847) (1847:1847:1847))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1852:1852:1852) (1852:1852:1852))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1562:1562:1562) (1562:1562:1562))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2113:2113:2113))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (2221:2221:2221) (2221:2221:2221))
        (PORT datae (873:873:873) (873:873:873))
        (PORT dataf (824:824:824) (824:824:824))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1397:1397:1397))
        (PORT datab (1558:1558:1558) (1558:1558:1558))
        (PORT datac (661:661:661) (661:661:661))
        (PORT datad (597:597:597) (597:597:597))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1344:1344:1344) (1344:1344:1344))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1497:1497:1497) (1497:1497:1497))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2306:2306:2306))
        (PORT datab (2336:2336:2336) (2336:2336:2336))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (328:328:328) (328:328:328))
        (PORT dataf (636:636:636) (636:636:636))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1385:1385:1385) (1385:1385:1385))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1534:1534:1534) (1534:1534:1534))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1381:1381:1381) (1381:1381:1381))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1685:1685:1685) (1685:1685:1685))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2402:2402:2402) (2402:2402:2402))
        (PORT datab (2582:2582:2582) (2582:2582:2582))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (683:683:683) (683:683:683))
        (PORT dataf (602:602:602) (602:602:602))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1204:1204:1204) (1204:1204:1204))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1533:1533:1533) (1533:1533:1533))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1203:1203:1203) (1203:1203:1203))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1612:1612:1612) (1612:1612:1612))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2327:2327:2327) (2327:2327:2327))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2006:2006:2006))
        (PORT datab (2053:2053:2053) (2053:2053:2053))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1613:1613:1613) (1613:1613:1613))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2082:2082:2082) (2082:2082:2082))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1606:1606:1606) (1606:1606:1606))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1113:1113:1113) (1113:1113:1113))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1629:1629:1629) (1629:1629:1629))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1963:1963:1963))
        (PORT datab (2258:2258:2258) (2258:2258:2258))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (609:609:609) (609:609:609))
        (PORT dataf (760:760:760) (760:760:760))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2194:2194:2194))
        (PORT datab (2263:2263:2263) (2263:2263:2263))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (584:584:584) (584:584:584))
        (PORT datae (844:844:844) (844:844:844))
        (PORT dataf (753:753:753) (753:753:753))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w4_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1085:1085:1085) (1085:1085:1085))
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (878:878:878) (878:878:878))
        (PORT datae (626:626:626) (626:626:626))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1040:1040:1040))
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (PORT datac (1665:1665:1665) (1665:1665:1665))
        (PORT datad (1216:1216:1216) (1216:1216:1216))
        (PORT dataf (717:717:717) (717:717:717))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (673:673:673) (673:673:673))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1537:1537:1537) (1537:1537:1537))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (898:898:898) (898:898:898))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (884:884:884) (884:884:884))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (545:545:545) (545:545:545))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1545:1545:1545) (1545:1545:1545))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (857:857:857) (857:857:857))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2059:2059:2059) (2059:2059:2059))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1641:1641:1641) (1641:1641:1641))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[16\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (627:627:627))
        (PORT datab (1307:1307:1307) (1307:1307:1307))
        (PORT datac (1592:1592:1592) (1592:1592:1592))
        (PORT datad (1427:1427:1427) (1427:1427:1427))
        (PORT datae (1968:1968:1968) (1968:1968:1968))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1995:1995:1995) (1995:1995:1995))
        (PORT dataf (1662:1662:1662) (1662:1662:1662))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (860:860:860) (860:860:860))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (2294:2294:2294) (2294:2294:2294))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (1009:1009:1009))
        (PORT datac (1541:1541:1541) (1541:1541:1541))
        (PORT dataf (940:940:940) (940:940:940))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1414:1414:1414) (1414:1414:1414))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1378:1378:1378) (1378:1378:1378))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2531:2531:2531))
        (PORT datab (1969:1969:1969) (1969:1969:1969))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (342:342:342) (342:342:342))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1749:1749:1749) (1749:1749:1749))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1746:1746:1746) (1746:1746:1746))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1745:1745:1745) (1745:1745:1745))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1743:1743:1743) (1743:1743:1743))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1964:1964:1964) (1964:1964:1964))
        (PORT datab (1798:1798:1798) (1798:1798:1798))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1746:1746:1746) (1746:1746:1746))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1260:1260:1260) (1260:1260:1260))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1755:1755:1755) (1755:1755:1755))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1281:1281:1281) (1281:1281:1281))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1739:1739:1739) (1739:1739:1739))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2136:2136:2136) (2136:2136:2136))
        (PORT datab (2061:2061:2061) (2061:2061:2061))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1750:1750:1750) (1750:1750:1750))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1643:1643:1643) (1643:1643:1643))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w16_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2136:2136:2136) (2136:2136:2136))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (366:366:366) (366:366:366))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (709:709:709) (709:709:709))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1426:1426:1426) (1426:1426:1426))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1427:1427:1427) (1427:1427:1427))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1430:1430:1430) (1430:1430:1430))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1210:1210:1210) (1210:1210:1210))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1552:1552:1552))
        (PORT datab (1662:1662:1662) (1662:1662:1662))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1999:1999:1999) (1999:1999:1999))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1226:1226:1226) (1226:1226:1226))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1134:1134:1134) (1134:1134:1134))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1787:1787:1787))
        (PORT datab (1746:1746:1746) (1746:1746:1746))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1753:1753:1753) (1753:1753:1753))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1741:1741:1741) (1741:1741:1741))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1736:1736:1736) (1736:1736:1736))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1337:1337:1337) (1337:1337:1337))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1565:1565:1565))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (492:492:492) (492:492:492))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1694:1694:1694) (1694:1694:1694))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1634:1634:1634) (1634:1634:1634))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1575:1575:1575) (1575:1575:1575))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1029:1029:1029) (1029:1029:1029))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1563:1563:1563))
        (PORT datab (1494:1494:1494) (1494:1494:1494))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (378:378:378) (378:378:378))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (540:540:540) (540:540:540))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2304:2304:2304))
        (PORT datab (2020:2020:2020) (2020:2020:2020))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (865:865:865) (865:865:865))
        (PORT datae (716:716:716) (716:716:716))
        (PORT dataf (746:746:746) (746:746:746))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w16_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1218:1218:1218))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (692:692:692) (692:692:692))
        (PORT datad (679:679:679) (679:679:679))
        (PORT datae (718:718:718) (718:718:718))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1638:1638:1638))
        (PORT datac (1311:1311:1311) (1311:1311:1311))
        (PORT datad (603:603:603) (603:603:603))
        (PORT datae (809:809:809) (809:809:809))
        (PORT dataf (1036:1036:1036) (1036:1036:1036))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (562:562:562) (562:562:562))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (925:925:925) (925:925:925))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[15\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (3305:3305:3305) (3305:3305:3305))
        (PORT datad (1373:1373:1373) (1373:1373:1373))
        (PORT dataf (1373:1373:1373) (1373:1373:1373))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (3604:3604:3604) (3604:3604:3604))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (618:618:618))
        (PORT datac (1220:1220:1220) (1220:1220:1220))
        (PORT dataf (845:845:845) (845:845:845))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1841:1841:1841) (1841:1841:1841))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1755:1755:1755) (1755:1755:1755))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1844:1844:1844) (1844:1844:1844))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (2187:2187:2187) (2187:2187:2187))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1841:1841:1841) (1841:1841:1841))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1707:1707:1707) (1707:1707:1707))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1937:1937:1937))
        (PORT datab (2425:2425:2425) (2425:2425:2425))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (617:617:617) (617:617:617))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2263:2263:2263) (2263:2263:2263))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1389:1389:1389) (1389:1389:1389))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2116:2116:2116) (2116:2116:2116))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1427:1427:1427) (1427:1427:1427))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2248:2248:2248))
        (PORT datab (382:382:382) (382:382:382))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (1964:1964:1964) (1964:1964:1964))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2394:2394:2394) (2394:2394:2394))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1381:1381:1381) (1381:1381:1381))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1387:1387:1387) (1387:1387:1387))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (850:850:850) (850:850:850))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2045:2045:2045) (2045:2045:2045))
        (PORT datab (2324:2324:2324) (2324:2324:2324))
        (PORT datac (531:531:531) (531:531:531))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (789:789:789) (789:789:789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1185:1185:1185) (1185:1185:1185))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1195:1195:1195) (1195:1195:1195))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1192:1192:1192) (1192:1192:1192))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (2050:2050:2050))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (2306:2306:2306) (2306:2306:2306))
        (PORT datae (249:249:249) (249:249:249))
        (PORT dataf (382:382:382) (382:382:382))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1893:1893:1893) (1893:1893:1893))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1712:1712:1712) (1712:1712:1712))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1710:1710:1710) (1710:1710:1710))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1999:1999:1999) (1999:1999:1999))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1704:1704:1704) (1704:1704:1704))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (2100:2100:2100))
        (PORT datab (2295:2295:2295) (2295:2295:2295))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (261:261:261) (261:261:261))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2240:2240:2240))
        (PORT datab (2389:2389:2389) (2389:2389:2389))
        (PORT datac (519:519:519) (519:519:519))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (535:535:535) (535:535:535))
        (PORT dataf (775:775:775) (775:775:775))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1384:1384:1384) (1384:1384:1384))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2073:2073:2073) (2073:2073:2073))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (847:847:847) (847:847:847))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w15_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2367:2367:2367) (2367:2367:2367))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1552:1552:1552) (1552:1552:1552))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1732:1732:1732) (1732:1732:1732))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1550:1550:1550) (1550:1550:1550))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1731:1731:1731) (1731:1731:1731))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (2088:2088:2088) (2088:2088:2088))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (2211:2211:2211) (2211:2211:2211))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1449:1449:1449))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (633:633:633) (633:633:633))
        (PORT datae (1230:1230:1230) (1230:1230:1230))
        (PORT dataf (830:830:830) (830:830:830))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1839:1839:1839) (1839:1839:1839))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1419:1419:1419) (1419:1419:1419))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1832:1832:1832) (1832:1832:1832))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (2142:2142:2142) (2142:2142:2142))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1836:1836:1836) (1836:1836:1836))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1872:1872:1872))
        (PORT datab (2004:2004:2004) (2004:2004:2004))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (319:319:319) (319:319:319))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w15_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1713:1713:1713))
        (PORT datab (1677:1677:1677) (1677:1677:1677))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (1198:1198:1198) (1198:1198:1198))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1617:1617:1617))
        (PORT datab (1467:1467:1467) (1467:1467:1467))
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (242:242:242) (242:242:242))
        (PORT dataf (995:995:995) (995:995:995))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (954:954:954) (954:954:954))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (816:816:816) (816:816:816))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3129:3129:3129))
        (PORT d[1] (3056:3056:3056) (3056:3056:3056))
        (PORT d[2] (4017:4017:4017) (4017:4017:4017))
        (PORT d[3] (3626:3626:3626) (3626:3626:3626))
        (PORT d[4] (4726:4726:4726) (4726:4726:4726))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4368:4368:4368))
        (PORT d[1] (3725:3725:3725) (3725:3725:3725))
        (PORT d[2] (4281:4281:4281) (4281:4281:4281))
        (PORT d[3] (2921:2921:2921) (2921:2921:2921))
        (PORT d[4] (3368:3368:3368) (3368:3368:3368))
        (PORT d[5] (3926:3926:3926) (3926:3926:3926))
        (PORT d[6] (3271:3271:3271) (3271:3271:3271))
        (PORT d[7] (3166:3166:3166) (3166:3166:3166))
        (PORT d[8] (3412:3412:3412) (3412:3412:3412))
        (PORT d[9] (3597:3597:3597) (3597:3597:3597))
        (PORT d[10] (4066:4066:4066) (4066:4066:4066))
        (PORT d[11] (2877:2877:2877) (2877:2877:2877))
        (PORT d[12] (4253:4253:4253) (4253:4253:4253))
        (PORT d[13] (3093:3093:3093) (3093:3093:3093))
        (PORT d[14] (4487:4487:4487) (4487:4487:4487))
        (PORT d[15] (3651:3651:3651) (3651:3651:3651))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3591:3591:3591))
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[15\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1025:1025:1025))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (2006:2006:2006) (2006:2006:2006))
        (PORT datad (3272:3272:3272) (3272:3272:3272))
        (PORT dataf (1416:1416:1416) (1416:1416:1416))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1665:1665:1665) (1665:1665:1665))
        (PORT datab (2304:2304:2304) (2304:2304:2304))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2308:2308:2308))
        (PORT datab (1888:1888:1888) (1888:1888:1888))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (619:619:619) (619:619:619))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1553:1553:1553) (1553:1553:1553))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2285:2285:2285))
        (PORT datab (2171:2171:2171) (2171:2171:2171))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (370:370:370) (370:370:370))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w15_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2216:2216:2216) (2216:2216:2216))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1044:1044:1044))
        (PORT datab (996:996:996) (996:996:996))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (849:849:849) (849:849:849))
        (PORT dataf (808:808:808) (808:808:808))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1784:1784:1784))
        (PORT datab (2212:2212:2212) (2212:2212:2212))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (585:585:585) (585:585:585))
        (PORT dataf (502:502:502) (502:502:502))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (2098:2098:2098))
        (PORT datab (2052:2052:2052) (2052:2052:2052))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (1788:1788:1788))
        (PORT datab (1746:1746:1746) (1746:1746:1746))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2251:2251:2251))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (2081:2081:2081) (2081:2081:2081))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (613:613:613) (613:613:613))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2472:2472:2472) (2472:2472:2472))
        (PORT datab (1971:1971:1971) (1971:1971:1971))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (588:588:588) (588:588:588))
        (PORT dataf (308:308:308) (308:308:308))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w15_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (999:999:999))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (757:757:757) (757:757:757))
        (PORT datad (992:992:992) (992:992:992))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (560:560:560) (560:560:560))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1509:1509:1509))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1810:1810:1810) (1810:1810:1810))
        (PORT datad (244:244:244) (244:244:244))
        (PORT dataf (896:896:896) (896:896:896))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (655:655:655) (655:655:655))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1757:1757:1757) (1757:1757:1757))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (564:564:564) (564:564:564))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1051:1051:1051) (1051:1051:1051))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[11\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2735:2735:2735) (2735:2735:2735))
        (PORT datab (1623:1623:1623) (1623:1623:1623))
        (PORT datac (1815:1815:1815) (1815:1815:1815))
        (PORT datad (1200:1200:1200) (1200:1200:1200))
        (PORT dataf (1657:1657:1657) (1657:1657:1657))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (2872:2872:2872) (2872:2872:2872))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (1172:1172:1172) (1172:1172:1172))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2023:2023:2023) (2023:2023:2023))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1185:1185:1185) (1185:1185:1185))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1524:1524:1524) (1524:1524:1524))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1527:1527:1527) (1527:1527:1527))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1526:1526:1526) (1526:1526:1526))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1723:1723:1723) (1723:1723:1723))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (2536:2536:2536) (2536:2536:2536))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2326:2326:2326) (2326:2326:2326))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (2424:2424:2424) (2424:2424:2424))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1186:1186:1186) (1186:1186:1186))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w13_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2082:2082:2082) (2082:2082:2082))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (957:957:957) (957:957:957))
        (PORT datad (574:574:574) (574:574:574))
        (PORT datae (649:649:649) (649:649:649))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1807:1807:1807) (1807:1807:1807))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1813:1813:1813) (1813:1813:1813))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1918:1918:1918) (1918:1918:1918))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1922:1922:1922) (1922:1922:1922))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1599:1599:1599) (1599:1599:1599))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2319:2319:2319))
        (PORT datab (2417:2417:2417) (2417:2417:2417))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (556:556:556) (556:556:556))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (2040:2040:2040) (2040:2040:2040))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (PORT ena (1015:1015:1015) (1015:1015:1015))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1809:1809:1809) (1809:1809:1809))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1854:1854:1854) (1854:1854:1854))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (2256:2256:2256) (2256:2256:2256))
        (PORT datac (2215:2215:2215) (2215:2215:2215))
        (PORT datad (592:592:592) (592:592:592))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1874:1874:1874) (1874:1874:1874))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1483:1483:1483) (1483:1483:1483))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1875:1875:1875) (1875:1875:1875))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2665:2665:2665) (2665:2665:2665))
        (PORT datab (2032:2032:2032) (2032:2032:2032))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (387:387:387) (387:387:387))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2092:2092:2092) (2092:2092:2092))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2092:2092:2092) (2092:2092:2092))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1734:1734:1734) (1734:1734:1734))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2083:2083:2083) (2083:2083:2083))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2163:2163:2163) (2163:2163:2163))
        (PORT datab (2668:2668:2668) (2668:2668:2668))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1215:1215:1215) (1215:1215:1215))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1371:1371:1371) (1371:1371:1371))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1213:1213:1213) (1213:1213:1213))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1216:1216:1216) (1216:1216:1216))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2587:2587:2587) (2587:2587:2587))
        (PORT datab (2257:2257:2257) (2257:2257:2257))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (366:366:366) (366:366:366))
        (PORT dataf (390:390:390) (390:390:390))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (691:691:691))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (836:836:836) (836:836:836))
        (PORT datad (2280:2280:2280) (2280:2280:2280))
        (PORT datae (1279:1279:1279) (1279:1279:1279))
        (PORT dataf (1005:1005:1005) (1005:1005:1005))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w13_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datab (1370:1370:1370) (1370:1370:1370))
        (PORT datac (548:548:548) (548:548:548))
        (PORT datad (1269:1269:1269) (1269:1269:1269))
        (PORT datae (1258:1258:1258) (1258:1258:1258))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (703:703:703))
        (PORT datab (1665:1665:1665) (1665:1665:1665))
        (PORT datac (1236:1236:1236) (1236:1236:1236))
        (PORT datad (1404:1404:1404) (1404:1404:1404))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (865:865:865) (865:865:865))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (660:660:660) (660:660:660))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1185:1185:1185) (1185:1185:1185))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1168:1168:1168) (1168:1168:1168))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2120:2120:2120))
        (PORT d[1] (3091:3091:3091) (3091:3091:3091))
        (PORT d[2] (2309:2309:2309) (2309:2309:2309))
        (PORT d[3] (2475:2475:2475) (2475:2475:2475))
        (PORT d[4] (2296:2296:2296) (2296:2296:2296))
        (PORT d[5] (2343:2343:2343) (2343:2343:2343))
        (PORT d[6] (3164:3164:3164) (3164:3164:3164))
        (PORT d[7] (2987:2987:2987) (2987:2987:2987))
        (PORT d[8] (3127:3127:3127) (3127:3127:3127))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2198:2198:2198))
        (PORT d[1] (2210:2210:2210) (2210:2210:2210))
        (PORT d[2] (2912:2912:2912) (2912:2912:2912))
        (PORT d[3] (2137:2137:2137) (2137:2137:2137))
        (PORT d[4] (3193:3193:3193) (3193:3193:3193))
        (PORT d[5] (2903:2903:2903) (2903:2903:2903))
        (PORT d[6] (2422:2422:2422) (2422:2422:2422))
        (PORT d[7] (1782:1782:1782) (1782:1782:1782))
        (PORT d[8] (2768:2768:2768) (2768:2768:2768))
        (PORT d[9] (2274:2274:2274) (2274:2274:2274))
        (PORT d[10] (1964:1964:1964) (1964:1964:1964))
        (PORT d[11] (2448:2448:2448) (2448:2448:2448))
        (PORT d[12] (4076:4076:4076) (4076:4076:4076))
        (PORT d[13] (2097:2097:2097) (2097:2097:2097))
        (PORT d[14] (4126:4126:4126) (4126:4126:4126))
        (PORT d[15] (4381:4381:4381) (4381:4381:4381))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4585:4585:4585))
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1970:1970:1970) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2093:2093:2093) (2093:2093:2093))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[23\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (1407:1407:1407) (1407:1407:1407))
        (PORT datac (1257:1257:1257) (1257:1257:1257))
        (PORT datad (2084:2084:2084) (2084:2084:2084))
        (PORT dataf (1049:1049:1049) (1049:1049:1049))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (870:870:870) (870:870:870))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (2394:2394:2394) (2394:2394:2394))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (894:894:894))
        (PORT datae (848:848:848) (848:848:848))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1354:1354:1354) (1354:1354:1354))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1346:1346:1346) (1346:1346:1346))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1348:1348:1348) (1348:1348:1348))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2194:2194:2194))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (2005:2005:2005) (2005:2005:2005))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (342:342:342) (342:342:342))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1425:1425:1425) (1425:1425:1425))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1426:1426:1426) (1426:1426:1426))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1425:1425:1425) (1425:1425:1425))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w23_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2483:2483:2483) (2483:2483:2483))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1934:1934:1934) (1934:1934:1934))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1511:1511:1511) (1511:1511:1511))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1434:1434:1434) (1434:1434:1434))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1098:1098:1098) (1098:1098:1098))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2375:2375:2375))
        (PORT datab (2308:2308:2308) (2308:2308:2308))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (390:390:390) (390:390:390))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (691:691:691) (691:691:691))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1351:1351:1351) (1351:1351:1351))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2546:2546:2546) (2546:2546:2546))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1352:1352:1352) (1352:1352:1352))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1324:1324:1324) (1324:1324:1324))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2477:2477:2477))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (2419:2419:2419) (2419:2419:2419))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1437:1437:1437) (1437:1437:1437))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1322:1322:1322) (1322:1322:1322))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1468:1468:1468) (1468:1468:1468))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1467:1467:1467) (1467:1467:1467))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2588:2588:2588))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (2062:2062:2062) (2062:2062:2062))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (856:856:856) (856:856:856))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (853:853:853) (853:853:853))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (853:853:853) (853:853:853))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (893:893:893) (893:893:893))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2852:2852:2852) (2852:2852:2852))
        (PORT datab (2350:2350:2350) (2350:2350:2350))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1979:1979:1979) (1979:1979:1979))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1978:1978:1978) (1978:1978:1978))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1404:1404:1404) (1404:1404:1404))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2149:2149:2149) (2149:2149:2149))
        (PORT datab (2895:2895:2895) (2895:2895:2895))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2813:2813:2813) (2813:2813:2813))
        (PORT datab (2003:2003:2003) (2003:2003:2003))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (802:802:802) (802:802:802))
        (PORT datae (628:628:628) (628:628:628))
        (PORT dataf (1017:1017:1017) (1017:1017:1017))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1696:1696:1696) (1696:1696:1696))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1865:1865:1865) (1865:1865:1865))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1696:1696:1696) (1696:1696:1696))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1663:1663:1663) (1663:1663:1663))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1700:1700:1700) (1700:1700:1700))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1496:1496:1496) (1496:1496:1496))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (2011:2011:2011))
        (PORT datab (1898:1898:1898) (1898:1898:1898))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (668:668:668) (668:668:668))
        (PORT dataf (625:625:625) (625:625:625))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w23_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1935:1935:1935))
        (PORT datab (1331:1331:1331) (1331:1331:1331))
        (PORT datac (1275:1275:1275) (1275:1275:1275))
        (PORT datad (784:784:784) (784:784:784))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (899:899:899) (899:899:899))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1678:1678:1678) (1678:1678:1678))
        (PORT datac (656:656:656) (656:656:656))
        (PORT datad (1245:1245:1245) (1245:1245:1245))
        (PORT dataf (819:819:819) (819:819:819))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (549:549:549) (549:549:549))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1518:1518:1518) (1518:1518:1518))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (2601:2601:2601) (2601:2601:2601))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1258:1258:1258) (1258:1258:1258))
        (PORT datae (1212:1212:1212) (1212:1212:1212))
        (PORT dataf (745:745:745) (745:745:745))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1474:1474:1474) (1474:1474:1474))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1464:1464:1464) (1464:1464:1464))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1510:1510:1510) (1510:1510:1510))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2141:2141:2141))
        (PORT datab (2496:2496:2496) (2496:2496:2496))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1310:1310:1310) (1310:1310:1310))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1308:1308:1308) (1308:1308:1308))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1293:1293:1293) (1293:1293:1293))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2199:2199:2199))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (1999:1999:1999) (1999:1999:1999))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1743:1743:1743) (1743:1743:1743))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1296:1296:1296) (1296:1296:1296))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1739:1739:1739) (1739:1739:1739))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1743:1743:1743) (1743:1743:1743))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (2152:2152:2152))
        (PORT datab (2884:2884:2884) (2884:2884:2884))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (573:573:573) (573:573:573))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1689:1689:1689) (1689:1689:1689))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1714:1714:1714) (1714:1714:1714))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1687:1687:1687) (1687:1687:1687))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1694:1694:1694) (1694:1694:1694))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1718:1718:1718) (1718:1718:1718))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2173:2173:2173))
        (PORT datab (2826:2826:2826) (2826:2826:2826))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1641:1641:1641) (1641:1641:1641))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1645:1645:1645) (1645:1645:1645))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1647:1647:1647) (1647:1647:1647))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2344:2344:2344))
        (PORT datab (286:286:286) (286:286:286))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (2485:2485:2485) (2485:2485:2485))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1705:1705:1705) (1705:1705:1705))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1362:1362:1362) (1362:1362:1362))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1360:1360:1360) (1360:1360:1360))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (2584:2584:2584) (2584:2584:2584))
        (PORT datac (2450:2450:2450) (2450:2450:2450))
        (PORT datad (652:652:652) (652:652:652))
        (PORT datae (313:313:313) (313:313:313))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2362:2362:2362))
        (PORT datab (2887:2887:2887) (2887:2887:2887))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (837:837:837) (837:837:837))
        (PORT datae (625:625:625) (625:625:625))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1521:1521:1521) (1521:1521:1521))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2334:2334:2334) (2334:2334:2334))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1709:1709:1709) (1709:1709:1709))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2420:2420:2420) (2420:2420:2420))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w11_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2783:2783:2783) (2783:2783:2783))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1425:1425:1425) (1425:1425:1425))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1418:1418:1418) (1418:1418:1418))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1723:1723:1723) (1723:1723:1723))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1421:1421:1421) (1421:1421:1421))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1195:1195:1195) (1195:1195:1195))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2325:2325:2325) (2325:2325:2325))
        (PORT datab (2511:2511:2511) (2511:2511:2511))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (246:246:246) (246:246:246))
        (PORT dataf (783:783:783) (783:783:783))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (931:931:931))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (581:581:581) (581:581:581))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w11_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1711:1711:1711))
        (PORT datab (1384:1384:1384) (1384:1384:1384))
        (PORT datac (999:999:999) (999:999:999))
        (PORT datad (1206:1206:1206) (1206:1206:1206))
        (PORT datae (212:212:212) (212:212:212))
        (PORT dataf (490:490:490) (490:490:490))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1559:1559:1559))
        (PORT datab (714:714:714) (714:714:714))
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datad (838:838:838) (838:838:838))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (559:559:559) (559:559:559))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[13\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (906:906:906))
        (PORT datab (1691:1691:1691) (1691:1691:1691))
        (PORT datac (1746:1746:1746) (1746:1746:1746))
        (PORT datad (2551:2551:2551) (2551:2551:2551))
        (PORT dataf (1566:1566:1566) (1566:1566:1566))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT dataf (2199:2199:2199) (2199:2199:2199))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1181:1181:1181) (1181:1181:1181))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w13_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2168:2168:2168) (2168:2168:2168))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2247:2247:2247) (2247:2247:2247))
        (PORT datab (1878:1878:1878) (1878:1878:1878))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (266:266:266) (266:266:266))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (1528:1528:1528) (1528:1528:1528))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (955:955:955) (955:955:955))
        (PORT datae (309:309:309) (309:309:309))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (2299:2299:2299) (2299:2299:2299))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (2124:2124:2124) (2124:2124:2124))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1787:1787:1787))
        (PORT datab (1742:1742:1742) (1742:1742:1742))
        (PORT datac (287:287:287) (287:287:287))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1731:1731:1731))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (1443:1443:1443) (1443:1443:1443))
        (PORT datad (348:348:348) (348:348:348))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (1690:1690:1690) (1690:1690:1690))
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT datad (370:370:370) (370:370:370))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1725:1725:1725) (1725:1725:1725))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1724:1724:1724) (1724:1724:1724))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2546:2546:2546) (2546:2546:2546))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1892:1892:1892) (1892:1892:1892))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1720:1720:1720) (1720:1720:1720))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1883:1883:1883))
        (PORT datab (1716:1716:1716) (1716:1716:1716))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2099:2099:2099) (2099:2099:2099))
        (PORT datab (2174:2174:2174) (2174:2174:2174))
        (PORT datac (603:603:603) (603:603:603))
        (PORT datad (573:573:573) (573:573:573))
        (PORT datae (641:641:641) (641:641:641))
        (PORT dataf (682:682:682) (682:682:682))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1921:1921:1921) (1921:1921:1921))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2135:2135:2135) (2135:2135:2135))
        (PORT datab (2295:2295:2295) (2295:2295:2295))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (377:377:377) (377:377:377))
        (PORT datae (875:875:875) (875:875:875))
        (PORT dataf (554:554:554) (554:554:554))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w13_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datab (938:938:938) (938:938:938))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (1080:1080:1080) (1080:1080:1080))
        (PORT datae (1045:1045:1045) (1045:1045:1045))
        (PORT dataf (1247:1247:1247) (1247:1247:1247))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (1500:1500:1500) (1500:1500:1500))
        (PORT datae (1205:1205:1205) (1205:1205:1205))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (871:871:871) (871:871:871))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (909:909:909) (909:909:909))
        (PORT dataf (306:306:306) (306:306:306))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (3428:3428:3428) (3428:3428:3428))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (623:623:623))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[12\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1639:1639:1639))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datad (1546:1546:1546) (1546:1546:1546))
        (PORT datae (1661:1661:1661) (1661:1661:1661))
        (PORT dataf (1608:1608:1608) (1608:1608:1608))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1913:1913:1913) (1913:1913:1913))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1692:1692:1692) (1692:1692:1692))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (259:259:259))
        (PORT dataf (1567:1567:1567) (1567:1567:1567))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1613:1613:1613) (1613:1613:1613))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1612:1612:1612) (1612:1612:1612))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1699:1699:1699) (1699:1699:1699))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1338:1338:1338) (1338:1338:1338))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1405:1405:1405) (1405:1405:1405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1343:1343:1343) (1343:1343:1343))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1413:1413:1413) (1413:1413:1413))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2416:2416:2416) (2416:2416:2416))
        (PORT datab (1752:1752:1752) (1752:1752:1752))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (554:554:554) (554:554:554))
        (PORT dataf (500:500:500) (500:500:500))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1445:1445:1445) (1445:1445:1445))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1441:1441:1441) (1441:1441:1441))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1436:1436:1436) (1436:1436:1436))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1963:1963:1963) (1963:1963:1963))
        (PORT datab (1800:1800:1800) (1800:1800:1800))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (570:570:570) (570:570:570))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (522:522:522) (522:522:522))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (882:882:882) (882:882:882))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (873:873:873) (873:873:873))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2346:2346:2346) (2346:2346:2346))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (877:877:877) (877:877:877))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2108:2108:2108))
        (PORT datab (2067:2067:2067) (2067:2067:2067))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (734:734:734) (734:734:734))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1108:1108:1108) (1108:1108:1108))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2135:2135:2135) (2135:2135:2135))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1113:1113:1113) (1113:1113:1113))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2622:2622:2622) (2622:2622:2622))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1113:1113:1113) (1113:1113:1113))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1862:1862:1862))
        (PORT datab (1912:1912:1912) (1912:1912:1912))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1392:1392:1392) (1392:1392:1392))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1404:1404:1404) (1404:1404:1404))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1394:1394:1394) (1394:1394:1394))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1961:1961:1961) (1961:1961:1961))
        (PORT datab (1558:1558:1558) (1558:1558:1558))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (347:347:347) (347:347:347))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1395:1395:1395) (1395:1395:1395))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1396:1396:1396) (1396:1396:1396))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1959:1959:1959) (1959:1959:1959))
        (PORT datab (1558:1558:1558) (1558:1558:1558))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (542:542:542) (542:542:542))
        (PORT dataf (537:537:537) (537:537:537))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2040:2040:2040))
        (PORT datab (2481:2481:2481) (2481:2481:2481))
        (PORT datac (671:671:671) (671:671:671))
        (PORT datad (689:689:689) (689:689:689))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1472:1472:1472) (1472:1472:1472))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1775:1775:1775) (1775:1775:1775))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1780:1780:1780) (1780:1780:1780))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1759:1759:1759) (1759:1759:1759))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (2282:2282:2282) (2282:2282:2282))
        (PORT datac (2182:2182:2182) (2182:2182:2182))
        (PORT datad (259:259:259) (259:259:259))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1468:1468:1468) (1468:1468:1468))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w12_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2093:2093:2093) (2093:2093:2093))
        (PORT datae (636:636:636) (636:636:636))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (387:387:387))
        (PORT datab (729:729:729) (729:729:729))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (653:653:653) (653:653:653))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w12_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datab (558:558:558) (558:558:558))
        (PORT datac (825:825:825) (825:825:825))
        (PORT datad (887:887:887) (887:887:887))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1444:1444:1444))
        (PORT datac (685:685:685) (685:685:685))
        (PORT datad (995:995:995) (995:995:995))
        (PORT datae (872:872:872) (872:872:872))
        (PORT dataf (676:676:676) (676:676:676))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (659:659:659) (659:659:659))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (920:920:920) (920:920:920))
        (PORT datae (791:791:791) (791:791:791))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (2908:2908:2908) (2908:2908:2908))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (545:545:545) (545:545:545))
        (PORT dataf (1060:1060:1060) (1060:1060:1060))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[11\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2735:2735:2735) (2735:2735:2735))
        (PORT datab (1623:1623:1623) (1623:1623:1623))
        (PORT datac (1680:1680:1680) (1680:1680:1680))
        (PORT datad (1201:1201:1201) (1201:1201:1201))
        (PORT dataf (1700:1700:1700) (1700:1700:1700))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1822:1822:1822))
        (PORT datab (2318:2318:2318) (2318:2318:2318))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1984:1984:1984))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (1690:1690:1690) (1690:1690:1690))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (1520:1520:1520) (1520:1520:1520))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (575:575:575) (575:575:575))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1364:1364:1364) (1364:1364:1364))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1910:1910:1910))
        (PORT datab (1615:1615:1615) (1615:1615:1615))
        (PORT datac (654:654:654) (654:654:654))
        (PORT datad (258:258:258) (258:258:258))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (1793:1793:1793))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (1323:1323:1323) (1323:1323:1323))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (496:496:496) (496:496:496))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1441:1441:1441))
        (PORT datab (2970:2970:2970) (2970:2970:2970))
        (PORT datac (861:861:861) (861:861:861))
        (PORT datad (746:746:746) (746:746:746))
        (PORT datae (644:644:644) (644:644:644))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2094:2094:2094))
        (PORT datab (2098:2098:2098) (2098:2098:2098))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (251:251:251) (251:251:251))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w11_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1678:1678:1678))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (1881:1881:1881) (1881:1881:1881))
        (PORT datac (1844:1844:1844) (1844:1844:1844))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (786:786:786) (786:786:786))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (851:851:851) (851:851:851))
        (PORT datad (353:353:353) (353:353:353))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w11_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datab (959:959:959) (959:959:959))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (PORT datae (1181:1181:1181) (1181:1181:1181))
        (PORT dataf (496:496:496) (496:496:496))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (915:915:915))
        (PORT datab (1746:1746:1746) (1746:1746:1746))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (PORT datae (811:811:811) (811:811:811))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1144:1144:1144) (1144:1144:1144))
        (PORT dataf (1023:1023:1023) (1023:1023:1023))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (2286:2286:2286) (2286:2286:2286))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1066:1066:1066))
        (PORT datac (1051:1051:1051) (1051:1051:1051))
        (PORT dataf (1466:1466:1466) (1466:1466:1466))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1478:1478:1478) (1478:1478:1478))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1651:1651:1651) (1651:1651:1651))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1648:1648:1648) (1648:1648:1648))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1521:1521:1521) (1521:1521:1521))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2101:2101:2101))
        (PORT datab (2092:2092:2092) (2092:2092:2092))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1197:1197:1197) (1197:1197:1197))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1199:1199:1199) (1199:1199:1199))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2093:2093:2093))
        (PORT datab (2366:2366:2366) (2366:2366:2366))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1432:1432:1432) (1432:1432:1432))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1222:1222:1222) (1222:1222:1222))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1097:1097:1097))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1201:1201:1201) (1201:1201:1201))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1763:1763:1763) (1763:1763:1763))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1768:1768:1768) (1768:1768:1768))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1767:1767:1767) (1767:1767:1767))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (PORT datab (1403:1403:1403) (1403:1403:1403))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (246:246:246) (246:246:246))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1117:1117:1117) (1117:1117:1117))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1119:1119:1119) (1119:1119:1119))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1198:1198:1198) (1198:1198:1198))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (285:285:285))
        (PORT datab (2175:2175:2175) (2175:2175:2175))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (1628:1628:1628) (1628:1628:1628))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (605:605:605) (605:605:605))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1536:1536:1536) (1536:1536:1536))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1724:1724:1724) (1724:1724:1724))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1534:1534:1534) (1534:1534:1534))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1733:1733:1733) (1733:1733:1733))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datab (1516:1516:1516) (1516:1516:1516))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2035:2035:2035))
        (PORT datab (2388:2388:2388) (2388:2388:2388))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (710:710:710) (710:710:710))
        (PORT datae (602:602:602) (602:602:602))
        (PORT dataf (1003:1003:1003) (1003:1003:1003))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1764:1764:1764) (1764:1764:1764))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2420:2420:2420) (2420:2420:2420))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w10_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (330:330:330) (330:330:330))
        (PORT dataf (1618:1618:1618) (1618:1618:1618))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1761:1761:1761) (1761:1761:1761))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1531:1531:1531) (1531:1531:1531))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1536:1536:1536) (1536:1536:1536))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1530:1530:1530) (1530:1530:1530))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2049:2049:2049) (2049:2049:2049))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1820:1820:1820))
        (PORT datab (2456:2456:2456) (2456:2456:2456))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1762:1762:1762) (1762:1762:1762))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2334:2334:2334) (2334:2334:2334))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (905:905:905))
        (PORT datab (870:870:870) (870:870:870))
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (574:574:574) (574:574:574))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w10_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (896:896:896) (896:896:896))
        (PORT datac (977:977:977) (977:977:977))
        (PORT datad (934:934:934) (934:934:934))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (822:822:822) (822:822:822))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (844:844:844))
        (PORT datac (901:901:901) (901:901:901))
        (PORT datad (1497:1497:1497) (1497:1497:1497))
        (PORT datae (879:879:879) (879:879:879))
        (PORT dataf (608:608:608) (608:608:608))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (542:542:542) (542:542:542))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (527:527:527))
        (PORT dataf (1055:1055:1055) (1055:1055:1055))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (967:967:967))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (PORT dataf (1133:1133:1133) (1133:1133:1133))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (990:990:990))
        (PORT datad (679:679:679) (679:679:679))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (989:989:989))
        (PORT datad (602:602:602) (602:602:602))
        (PORT dataf (739:739:739) (739:739:739))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (963:963:963) (963:963:963))
        (PORT datad (526:526:526) (526:526:526))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (986:986:986))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (805:805:805) (805:805:805))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (647:647:647) (647:647:647))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (530:530:530) (530:530:530))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (438:438:438) (438:438:438))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (130:130:130) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (905:905:905) (905:905:905))
        (PORT dataf (578:578:578) (578:578:578))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (985:985:985))
        (PORT datad (697:697:697) (697:697:697))
        (PORT dataf (995:995:995) (995:995:995))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~381\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (811:811:811) (811:811:811))
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (1007:1007:1007) (1007:1007:1007))
        (PORT dataf (724:724:724) (724:724:724))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (2760:2760:2760) (2760:2760:2760))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (327:327:327) (327:327:327))
        (PORT dataf (1204:1204:1204) (1204:1204:1204))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[36\]\~373\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (1084:1084:1084) (1084:1084:1084))
        (PORT dataf (924:924:924) (924:924:924))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[68\]\~406\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1180:1180:1180))
        (PORT datab (1556:1556:1556) (1556:1556:1556))
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (617:617:617) (617:617:617))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[128\]\~434\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (788:788:788))
        (PORT datab (1343:1343:1343) (1343:1343:1343))
        (PORT datac (298:298:298) (298:298:298))
        (PORT datad (1036:1036:1036) (1036:1036:1036))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (699:699:699) (699:699:699))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~382\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (237:237:237))
        (PORT dataf (808:808:808) (808:808:808))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~358\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (296:296:296) (296:296:296))
        (PORT datac (744:744:744) (744:744:744))
        (PORT datad (752:752:752) (752:752:752))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (824:824:824) (824:824:824))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[16\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1649:1649:1649))
        (PORT datac (1300:1300:1300) (1300:1300:1300))
        (PORT datad (610:610:610) (610:610:610))
        (PORT datae (1971:1971:1971) (1971:1971:1971))
        (PORT dataf (1508:1508:1508) (1508:1508:1508))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2203:2203:2203))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (2373:2373:2373) (2373:2373:2373))
        (PORT datad (584:584:584) (584:584:584))
        (PORT datae (328:328:328) (328:328:328))
        (PORT dataf (496:496:496) (496:496:496))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2217:2217:2217))
        (PORT datab (2321:2321:2321) (2321:2321:2321))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2563:2563:2563))
        (PORT datab (2279:2279:2279) (2279:2279:2279))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (374:374:374) (374:374:374))
        (PORT datae (551:551:551) (551:551:551))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2097:2097:2097))
        (PORT datab (2297:2297:2297) (2297:2297:2297))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (249:249:249) (249:249:249))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2409:2409:2409))
        (PORT datab (2587:2587:2587) (2587:2587:2587))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (582:582:582) (582:582:582))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2202:2202:2202) (2202:2202:2202))
        (PORT datab (2269:2269:2269) (2269:2269:2269))
        (PORT datac (717:717:717) (717:717:717))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (789:789:789) (789:789:789))
        (PORT dataf (560:560:560) (560:560:560))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w16_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2146:2146:2146) (2146:2146:2146))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (2219:2219:2219) (2219:2219:2219))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1256:1256:1256) (1256:1256:1256))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (908:908:908) (908:908:908))
        (PORT datae (686:686:686) (686:686:686))
        (PORT dataf (714:714:714) (714:714:714))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w16_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (708:708:708))
        (PORT datab (923:923:923) (923:923:923))
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (830:830:830) (830:830:830))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (592:592:592) (592:592:592))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1603:1603:1603) (1603:1603:1603))
        (PORT datac (1350:1350:1350) (1350:1350:1350))
        (PORT datad (630:630:630) (630:630:630))
        (PORT datae (793:793:793) (793:793:793))
        (PORT dataf (884:884:884) (884:884:884))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (649:649:649) (649:649:649))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[49\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (1262:1262:1262) (1262:1262:1262))
        (PORT datad (1076:1076:1076) (1076:1076:1076))
        (PORT dataf (1075:1075:1075) (1075:1075:1075))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[111\]\~409\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (601:601:601) (601:601:601))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (988:988:988) (988:988:988))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[41\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1255:1255:1255))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (235:235:235) (235:235:235))
        (PORT dataf (824:824:824) (824:824:824))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[75\]\~388\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (244:244:244) (244:244:244))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[111\]\~410\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1224:1224:1224))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (271:271:271) (271:271:271))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[39\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (865:865:865) (865:865:865))
        (PORT datad (894:894:894) (894:894:894))
        (PORT dataf (641:641:641) (641:641:641))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[71\]\~389\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (241:241:241) (241:241:241))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[33\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (672:672:672) (672:672:672))
        (PORT dataf (345:345:345) (345:345:345))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[35\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (907:907:907) (907:907:907))
        (PORT datad (1090:1090:1090) (1090:1090:1090))
        (PORT dataf (836:836:836) (836:836:836))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[67\]\~391\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (240:240:240) (240:240:240))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[103\]\~411\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (956:956:956) (956:956:956))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (649:649:649) (649:649:649))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[143\]\~412\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (846:846:846))
        (PORT datab (703:703:703) (703:703:703))
        (PORT datac (1167:1167:1167) (1167:1167:1167))
        (PORT datad (673:673:673) (673:673:673))
        (PORT datae (863:863:863) (863:863:863))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[15\]\~363\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (878:878:878) (878:878:878))
        (PORT datac (950:950:950) (950:950:950))
        (PORT datad (945:945:945) (945:945:945))
        (PORT dataf (689:689:689) (689:689:689))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[15\]\~364\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (1328:1328:1328) (1328:1328:1328))
        (PORT datad (220:220:220) (220:220:220))
        (PORT dataf (1410:1410:1410) (1410:1410:1410))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (565:565:565) (565:565:565))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[6\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1712:1712:1712))
        (PORT datab (304:304:304) (304:304:304))
        (PORT datac (2086:2086:2086) (2086:2086:2086))
        (PORT datae (1532:1532:1532) (1532:1532:1532))
        (PORT dataf (1305:1305:1305) (1305:1305:1305))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (575:575:575) (575:575:575))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT datad (1322:1322:1322) (1322:1322:1322))
        (PORT datae (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1438:1438:1438) (1438:1438:1438))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1649:1649:1649) (1649:1649:1649))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1635:1635:1635) (1635:1635:1635))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1952:1952:1952))
        (PORT datab (2163:2163:2163) (2163:2163:2163))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1940:1940:1940) (1940:1940:1940))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1603:1603:1603) (1603:1603:1603))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1880:1880:1880) (1880:1880:1880))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (PORT adatasdata (1942:1942:1942) (1942:1942:1942))
        (PORT aclr (1878:1878:1878) (1878:1878:1878))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (2415:2415:2415) (2415:2415:2415))
        (PORT datac (1878:1878:1878) (1878:1878:1878))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1413:1413:1413) (1413:1413:1413))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (2008:2008:2008))
        (PORT datab (2056:2056:2056) (2056:2056:2056))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (476:476:476) (476:476:476))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (1356:1356:1356) (1356:1356:1356))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2049:2049:2049) (2049:2049:2049))
        (PORT datab (2320:2320:2320) (2320:2320:2320))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (611:611:611) (611:611:611))
        (PORT dataf (538:538:538) (538:538:538))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1441:1441:1441) (1441:1441:1441))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1416:1416:1416) (1416:1416:1416))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2501:2501:2501) (2501:2501:2501))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2279:2279:2279) (2279:2279:2279))
        (PORT datab (2212:2212:2212) (2212:2212:2212))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (513:513:513) (513:513:513))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2263:2263:2263) (2263:2263:2263))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1214:1214:1214) (1214:1214:1214))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1433:1433:1433) (1433:1433:1433))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2082:2082:2082) (2082:2082:2082))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2241:2241:2241))
        (PORT datab (1969:1969:1969) (1969:1969:1969))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (561:561:561) (561:561:561))
        (PORT dataf (841:841:841) (841:841:841))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2313:2313:2313) (2313:2313:2313))
        (PORT datab (2354:2354:2354) (2354:2354:2354))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (572:572:572) (572:572:572))
        (PORT datae (525:525:525) (525:525:525))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1106:1106:1106) (1106:1106:1106))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT adatasdata (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (1874:1874:1874) (1874:1874:1874))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (882:882:882) (882:882:882))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w6_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2363:2363:2363) (2363:2363:2363))
        (PORT dataf (395:395:395) (395:395:395))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1104:1104:1104) (1104:1104:1104))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (PORT adatasdata (1305:1305:1305) (1305:1305:1305))
        (PORT aclr (1874:1874:1874) (1874:1874:1874))
        (PORT ena (1706:1706:1706) (1706:1706:1706))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (881:881:881) (881:881:881))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1381:1381:1381) (1381:1381:1381))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2248:2248:2248))
        (PORT datab (2128:2128:2128) (2128:2128:2128))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (537:537:537) (537:537:537))
        (PORT dataf (851:851:851) (851:851:851))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (679:679:679) (679:679:679))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w6_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1671:1671:1671))
        (PORT datab (1887:1887:1887) (1887:1887:1887))
        (PORT datac (1501:1501:1501) (1501:1501:1501))
        (PORT datad (1123:1123:1123) (1123:1123:1123))
        (PORT datae (713:713:713) (713:713:713))
        (PORT dataf (1181:1181:1181) (1181:1181:1181))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (1836:1836:1836) (1836:1836:1836))
        (PORT datad (1134:1134:1134) (1134:1134:1134))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (832:832:832) (832:832:832))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (686:686:686) (686:686:686))
        (PORT dataf (767:767:767) (767:767:767))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[38\]\~372\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1255:1255:1255))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (321:321:321) (321:321:321))
        (PORT datad (888:888:888) (888:888:888))
        (PORT dataf (901:901:901) (901:901:901))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[70\]\~374\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1194:1194:1194) (1194:1194:1194))
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (231:231:231) (231:231:231))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[106\]\~427\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (374:374:374) (374:374:374))
        (PORT datad (348:348:348) (348:348:348))
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~362\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (665:665:665))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (916:916:916) (916:916:916))
        (PORT dataf (256:256:256) (256:256:256))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1434:1434:1434) (1434:1434:1434))
        (PORT datad (918:918:918) (918:918:918))
        (PORT dataf (1170:1170:1170) (1170:1170:1170))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[62\]\~353\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (1038:1038:1038) (1038:1038:1038))
        (PORT datad (1031:1031:1031) (1031:1031:1031))
        (PORT dataf (1257:1257:1257) (1257:1257:1257))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (660:660:660) (660:660:660))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (2084:2084:2084) (2084:2084:2084))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1597:1597:1597) (1597:1597:1597))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[55\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (713:713:713))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (881:881:881) (881:881:881))
        (PORT datad (917:917:917) (917:917:917))
        (PORT dataf (875:875:875) (875:875:875))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[85\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (PORT datad (348:348:348) (348:348:348))
        (PORT dataf (552:552:552) (552:552:552))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[117\]\~442\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (651:651:651))
        (PORT datab (579:579:579) (579:579:579))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (960:960:960) (960:960:960))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (PORT datab (1048:1048:1048) (1048:1048:1048))
        (PORT datac (1146:1146:1146) (1146:1146:1146))
        (PORT datad (347:347:347) (347:347:347))
        (PORT dataf (658:658:658) (658:658:658))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[117\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1310:1310:1310))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (594:594:594) (594:594:594))
        (PORT datae (558:558:558) (558:558:558))
        (PORT dataf (537:537:537) (537:537:537))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[61\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1511:1511:1511))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (1217:1217:1217) (1217:1217:1217))
        (PORT dataf (1202:1202:1202) (1202:1202:1202))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1510:1510:1510))
        (PORT datab (813:813:813) (813:813:813))
        (PORT datac (1392:1392:1392) (1392:1392:1392))
        (PORT datad (237:237:237) (237:237:237))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[125\]\~327\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (393:393:393))
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (393:393:393) (393:393:393))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[125\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1358:1358:1358))
        (PORT datab (920:920:920) (920:920:920))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (670:670:670) (670:670:670))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[157\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1360:1360:1360))
        (PORT datab (723:723:723) (723:723:723))
        (PORT datac (776:776:776) (776:776:776))
        (PORT datad (776:776:776) (776:776:776))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (PORT datac (1576:1576:1576) (1576:1576:1576))
        (PORT datad (878:878:878) (878:878:878))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1529:1529:1529) (1529:1529:1529))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1532:1532:1532) (1532:1532:1532))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2298:2298:2298))
        (PORT d[1] (2111:2111:2111) (2111:2111:2111))
        (PORT d[2] (1998:1998:1998) (1998:1998:1998))
        (PORT d[3] (1583:1583:1583) (1583:1583:1583))
        (PORT d[4] (1478:1478:1478) (1478:1478:1478))
        (PORT d[5] (1979:1979:1979) (1979:1979:1979))
        (PORT d[6] (1709:1709:1709) (1709:1709:1709))
        (PORT d[7] (2344:2344:2344) (2344:2344:2344))
        (PORT d[8] (1476:1476:1476) (1476:1476:1476))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (52:52:52))
      (HOLD d (posedge clk) (255:255:255))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1784:1784:1784))
        (PORT d[1] (2299:2299:2299) (2299:2299:2299))
        (PORT d[2] (3667:3667:3667) (3667:3667:3667))
        (PORT d[3] (2042:2042:2042) (2042:2042:2042))
        (PORT d[4] (2528:2528:2528) (2528:2528:2528))
        (PORT d[5] (2430:2430:2430) (2430:2430:2430))
        (PORT d[6] (2823:2823:2823) (2823:2823:2823))
        (PORT d[7] (2431:2431:2431) (2431:2431:2431))
        (PORT d[8] (1815:1815:1815) (1815:1815:1815))
        (PORT d[9] (2074:2074:2074) (2074:2074:2074))
        (PORT d[10] (1633:1633:1633) (1633:1633:1633))
        (PORT d[11] (3000:3000:3000) (3000:3000:3000))
        (PORT d[12] (3514:3514:3514) (3514:3514:3514))
        (PORT d[13] (1941:1941:1941) (1941:1941:1941))
        (PORT d[14] (3483:3483:3483) (3483:3483:3483))
        (PORT d[15] (2197:2197:2197) (2197:2197:2197))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (618:618:618))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2869:2869:2869))
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (151:151:151))
      (HOLD d (posedge clk) (40:40:40))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2118:2118:2118) (2118:2118:2118))
        (IOPATH (posedge clk) pulse (0:0:0) (2345:2345:2345))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\DataRAM1\|altsyncram_component\|auto_generated\|ram_block1a21\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) q (245:245:245) (245:245:245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[29\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (1767:1767:1767) (1767:1767:1767))
        (PORT datad (1293:1293:1293) (1293:1293:1293))
        (PORT dataf (1779:1779:1779) (1779:1779:1779))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1612:1612:1612) (1612:1612:1612))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (552:552:552) (552:552:552))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1399:1399:1399) (1399:1399:1399))
        (PORT datad (1339:1339:1339) (1339:1339:1339))
        (PORT dataf (1513:1513:1513) (1513:1513:1513))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1774:1774:1774) (1774:1774:1774))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1751:1751:1751) (1751:1751:1751))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1769:1769:1769) (1769:1769:1769))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1752:1752:1752) (1752:1752:1752))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2397:2397:2397))
        (PORT datab (2006:2006:2006) (2006:2006:2006))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2431:2431:2431) (2431:2431:2431))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1826:1826:1826) (1826:1826:1826))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2432:2432:2432) (2432:2432:2432))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1823:1823:1823) (1823:1823:1823))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (2275:2275:2275) (2275:2275:2275))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (2413:2413:2413) (2413:2413:2413))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2083:2083:2083) (2083:2083:2083))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w29_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2031:2031:2031) (2031:2031:2031))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2257:2257:2257) (2257:2257:2257))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (637:637:637))
        (PORT datab (575:575:575) (575:575:575))
        (PORT datac (688:688:688) (688:688:688))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (500:500:500) (500:500:500))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1571:1571:1571) (1571:1571:1571))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1573:1573:1573) (1573:1573:1573))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1572:1572:1572) (1572:1572:1572))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2338:2338:2338) (2338:2338:2338))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1539:1539:1539) (1539:1539:1539))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1311:1311:1311))
        (PORT datab (1629:1629:1629) (1629:1629:1629))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1560:1560:1560) (1560:1560:1560))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1550:1550:1550) (1550:1550:1550))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1534:1534:1534) (1534:1534:1534))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1562:1562:1562) (1562:1562:1562))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1165:1165:1165))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (368:368:368) (368:368:368))
        (PORT datae (1594:1594:1594) (1594:1594:1594))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1855:1855:1855) (1855:1855:1855))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1511:1511:1511) (1511:1511:1511))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1522:1522:1522) (1522:1522:1522))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2683:2683:2683) (2683:2683:2683))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1521:1521:1521) (1521:1521:1521))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1424:1424:1424) (1424:1424:1424))
        (PORT datab (1600:1600:1600) (1600:1600:1600))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (675:675:675) (675:675:675))
        (PORT datae (638:638:638) (638:638:638))
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2091:2091:2091) (2091:2091:2091))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2094:2094:2094) (2094:2094:2094))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2077:2077:2077) (2077:2077:2077))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2083:2083:2083) (2083:2083:2083))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1510:1510:1510))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1723:1723:1723))
        (PORT datab (2465:2465:2465) (2465:2465:2465))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (859:859:859) (859:859:859))
        (PORT datae (636:636:636) (636:636:636))
        (PORT dataf (684:684:684) (684:684:684))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w29_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (823:823:823))
        (PORT datab (1286:1286:1286) (1286:1286:1286))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (1305:1305:1305) (1305:1305:1305))
        (PORT datae (509:509:509) (509:509:509))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1565:1565:1565))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (795:795:795) (795:795:795))
        (PORT datad (659:659:659) (659:659:659))
        (PORT dataf (604:604:604) (604:604:604))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (828:828:828) (828:828:828))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1344:1344:1344) (1344:1344:1344))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1048:1048:1048) (1048:1048:1048))
        (PORT datac (1237:1237:1237) (1237:1237:1237))
        (PORT dataf (936:936:936) (936:936:936))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1067:1067:1067) (1067:1067:1067))
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (PORT dataf (941:941:941) (941:941:941))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[28\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1092:1092:1092) (1092:1092:1092))
        (PORT datad (1786:1786:1786) (1786:1786:1786))
        (PORT dataf (1663:1663:1663) (1663:1663:1663))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (825:825:825) (825:825:825))
        (PORT datae (1076:1076:1076) (1076:1076:1076))
        (PORT dataf (894:894:894) (894:894:894))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1268:1268:1268) (1268:1268:1268))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1629:1629:1629) (1629:1629:1629))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1575:1575:1575) (1575:1575:1575))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (855:855:855) (855:855:855))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1456:1456:1456) (1456:1456:1456))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (854:854:854) (854:854:854))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1821:1821:1821))
        (PORT datab (2315:2315:2315) (2315:2315:2315))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (370:370:370) (370:370:370))
        (PORT datae (503:503:503) (503:503:503))
        (PORT dataf (506:506:506) (506:506:506))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1441:1441:1441) (1441:1441:1441))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2252:2252:2252) (2252:2252:2252))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (900:900:900) (900:900:900))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w28_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1992:1992:1992) (1992:1992:1992))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (938:938:938) (938:938:938))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (931:931:931) (931:931:931))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (2263:2263:2263) (2263:2263:2263))
        (PORT datac (657:657:657) (657:657:657))
        (PORT datad (2159:2159:2159) (2159:2159:2159))
        (PORT datae (675:675:675) (675:675:675))
        (PORT dataf (666:666:666) (666:666:666))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (919:919:919) (919:919:919))
        (PORT datad (877:877:877) (877:877:877))
        (PORT datae (640:640:640) (640:640:640))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (859:859:859) (859:859:859))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (864:864:864) (864:864:864))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1635:1635:1635) (1635:1635:1635))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (854:854:854) (854:854:854))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1973:1973:1973) (1973:1973:1973))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (856:856:856) (856:856:856))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (1339:1339:1339) (1339:1339:1339))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1791:1791:1791))
        (PORT datab (2078:2078:2078) (2078:2078:2078))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1741:1741:1741) (1741:1741:1741))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1351:1351:1351) (1351:1351:1351))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1731:1731:1731) (1731:1731:1731))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1352:1352:1352))
        (PORT datab (1696:1696:1696) (1696:1696:1696))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (278:278:278) (278:278:278))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (536:536:536) (536:536:536))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1240:1240:1240) (1240:1240:1240))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1242:1242:1242) (1242:1242:1242))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1516:1516:1516) (1516:1516:1516))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1407:1407:1407) (1407:1407:1407))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1056:1056:1056) (1056:1056:1056))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (370:370:370) (370:370:370))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1365:1365:1365) (1365:1365:1365))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1625:1625:1625) (1625:1625:1625))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1714:1714:1714) (1714:1714:1714))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1615:1615:1615) (1615:1615:1615))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1799:1799:1799) (1799:1799:1799))
        (PORT datab (1305:1305:1305) (1305:1305:1305))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1878:1878:1878) (1878:1878:1878))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1905:1905:1905) (1905:1905:1905))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1934:1934:1934) (1934:1934:1934))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1985:1985:1985) (1985:1985:1985))
        (PORT datab (1641:1641:1641) (1641:1641:1641))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2097:2097:2097) (2097:2097:2097))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (677:677:677) (677:677:677))
        (PORT datad (2434:2434:2434) (2434:2434:2434))
        (PORT datae (822:822:822) (822:822:822))
        (PORT dataf (967:967:967) (967:967:967))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w28_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (861:861:861))
        (PORT datab (929:929:929) (929:929:929))
        (PORT datac (903:903:903) (903:903:903))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (1021:1021:1021) (1021:1021:1021))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1570:1570:1570))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (577:577:577) (577:577:577))
        (PORT datae (1070:1070:1070) (1070:1070:1070))
        (PORT dataf (801:801:801) (801:801:801))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (894:894:894) (894:894:894))
        (PORT dataf (1278:1278:1278) (1278:1278:1278))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[27\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (941:941:941) (941:941:941))
        (PORT datac (1820:1820:1820) (1820:1820:1820))
        (PORT datad (1408:1408:1408) (1408:1408:1408))
        (PORT dataf (1664:1664:1664) (1664:1664:1664))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~381\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT dataf (295:295:295) (295:295:295))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[87\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1310:1310:1310))
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (PORT dataf (637:637:637) (637:637:637))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[115\]\~382\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (683:683:683) (683:683:683))
        (PORT datad (258:258:258) (258:258:258))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[115\]\~383\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (836:836:836) (836:836:836))
        (PORT dataf (203:203:203) (203:203:203))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[139\]\~392\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (1459:1459:1459) (1459:1459:1459))
        (PORT datac (735:735:735) (735:735:735))
        (PORT datad (682:682:682) (682:682:682))
        (PORT datae (943:943:943) (943:943:943))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\~385\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (681:681:681) (681:681:681))
        (PORT dataf (685:685:685) (685:685:685))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[155\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (835:835:835) (835:835:835))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[155\]\~339\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (689:689:689) (689:689:689))
        (PORT datad (349:349:349) (349:349:349))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datab (702:702:702) (702:702:702))
        (PORT datad (955:955:955) (955:955:955))
        (PORT datae (853:853:853) (853:853:853))
        (PORT dataf (583:583:583) (583:583:583))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (386:386:386) (386:386:386))
        (PORT dataf (1442:1442:1442) (1442:1442:1442))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (383:383:383) (383:383:383))
        (PORT datad (1008:1008:1008) (1008:1008:1008))
        (PORT dataf (969:969:969) (969:969:969))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (277:277:277))
        (PORT dataf (859:859:859) (859:859:859))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (875:875:875) (875:875:875))
        (PORT dataf (343:343:343) (343:343:343))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (633:633:633))
        (PORT datad (588:588:588) (588:588:588))
        (PORT dataf (779:779:779) (779:779:779))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (579:579:579) (579:579:579))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[24\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1584:1584:1584))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (1865:1865:1865) (1865:1865:1865))
        (PORT datad (1619:1619:1619) (1619:1619:1619))
        (PORT dataf (1506:1506:1506) (1506:1506:1506))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1849:1849:1849) (1849:1849:1849))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1139:1139:1139) (1139:1139:1139))
        (PORT datae (1092:1092:1092) (1092:1092:1092))
        (PORT dataf (1765:1765:1765) (1765:1765:1765))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1281:1281:1281) (1281:1281:1281))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1265:1265:1265) (1265:1265:1265))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1274:1274:1274) (1274:1274:1274))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1268:1268:1268) (1268:1268:1268))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2394:2394:2394) (2394:2394:2394))
        (PORT datab (2003:2003:2003) (2003:2003:2003))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (373:373:373) (373:373:373))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (499:499:499) (499:499:499))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1166:1166:1166) (1166:1166:1166))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1161:1161:1161) (1161:1161:1161))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (642:642:642) (642:642:642))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1505:1505:1505) (1505:1505:1505))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1934:1934:1934))
        (PORT datab (2043:2043:2043) (2043:2043:2043))
        (PORT datac (415:415:415) (415:415:415))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (575:575:575) (575:575:575))
        (PORT dataf (625:625:625) (625:625:625))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1766:1766:1766) (1766:1766:1766))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1766:1766:1766) (1766:1766:1766))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1716:1716:1716) (1716:1716:1716))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1764:1764:1764) (1764:1764:1764))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (1713:1713:1713) (1713:1713:1713))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (2163:2163:2163) (2163:2163:2163))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1816:1816:1816))
        (PORT datab (2462:2462:2462) (2462:2462:2462))
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (350:350:350) (350:350:350))
        (PORT datae (671:671:671) (671:671:671))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (730:730:730) (730:730:730))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (640:640:640) (640:640:640))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1263:1263:1263) (1263:1263:1263))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1639:1639:1639) (1639:1639:1639))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1268:1268:1268) (1268:1268:1268))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1468:1468:1468) (1468:1468:1468))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (1417:1417:1417) (1417:1417:1417))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (581:581:581) (581:581:581))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1401:1401:1401) (1401:1401:1401))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1479:1479:1479) (1479:1479:1479))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1337:1337:1337) (1337:1337:1337))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1335:1335:1335) (1335:1335:1335))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1804:1804:1804) (1804:1804:1804))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1353:1353:1353))
        (PORT datab (1697:1697:1697) (1697:1697:1697))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2340:2340:2340) (2340:2340:2340))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2344:2344:2344) (2344:2344:2344))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2678:2678:2678) (2678:2678:2678))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1308:1308:1308) (1308:1308:1308))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1306:1306:1306) (1306:1306:1306))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1427:1427:1427))
        (PORT datab (1604:1604:1604) (1604:1604:1604))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (366:366:366) (366:366:366))
        (PORT datae (628:628:628) (628:628:628))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (1832:1832:1832) (1832:1832:1832))
        (PORT datac (581:581:581) (581:581:581))
        (PORT datad (2169:2169:2169) (2169:2169:2169))
        (PORT datae (795:795:795) (795:795:795))
        (PORT dataf (809:809:809) (809:809:809))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w24_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (657:657:657))
        (PORT datab (598:598:598) (598:598:598))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (1023:1023:1023) (1023:1023:1023))
        (PORT datae (603:603:603) (603:603:603))
        (PORT dataf (656:656:656) (656:656:656))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1194:1194:1194) (1194:1194:1194))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (493:493:493) (493:493:493))
        (PORT dataf (713:713:713) (713:713:713))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (1654:1654:1654) (1654:1654:1654))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[23\]\~299\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (1407:1407:1407) (1407:1407:1407))
        (PORT datac (2117:2117:2117) (2117:2117:2117))
        (PORT datad (1260:1260:1260) (1260:1260:1260))
        (PORT dataf (1248:1248:1248) (1248:1248:1248))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2088:2088:2088))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (2505:2505:2505) (2505:2505:2505))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2131:2131:2131))
        (PORT datab (1971:1971:1971) (1971:1971:1971))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (663:663:663) (663:663:663))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2295:2295:2295) (2295:2295:2295))
        (PORT datab (2110:2110:2110) (2110:2110:2110))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (388:388:388) (388:388:388))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w23_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2053:2053:2053))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (474:474:474) (474:474:474))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1772:1772:1772))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (1478:1478:1478) (1478:1478:1478))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1097:1097:1097) (1097:1097:1097))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (540:540:540) (540:540:540))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (2091:2091:2091) (2091:2091:2091))
        (PORT datac (2078:2078:2078) (2078:2078:2078))
        (PORT datad (800:800:800) (800:800:800))
        (PORT datae (1002:1002:1002) (1002:1002:1002))
        (PORT dataf (578:578:578) (578:578:578))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w23_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (958:958:958) (958:958:958))
        (PORT datac (1223:1223:1223) (1223:1223:1223))
        (PORT datad (945:945:945) (945:945:945))
        (PORT datae (818:818:818) (818:818:818))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (1273:1273:1273) (1273:1273:1273))
        (PORT datac (1515:1515:1515) (1515:1515:1515))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (PORT dataf (487:487:487) (487:487:487))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (920:920:920) (920:920:920))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (892:892:892) (892:892:892))
        (PORT dataf (1033:1033:1033) (1033:1033:1033))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1231:1231:1231) (1231:1231:1231))
        (PORT datad (978:978:978) (978:978:978))
        (PORT dataf (684:684:684) (684:684:684))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (556:556:556) (556:556:556))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[22\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1883:1883:1883))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (2488:2488:2488) (2488:2488:2488))
        (PORT datad (1672:1672:1672) (1672:1672:1672))
        (PORT dataf (1658:1658:1658) (1658:1658:1658))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (834:834:834) (834:834:834))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (869:869:869))
        (PORT datac (1553:1553:1553) (1553:1553:1553))
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1616:1616:1616) (1616:1616:1616))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1351:1351:1351) (1351:1351:1351))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1932:1932:1932) (1932:1932:1932))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1935:1935:1935) (1935:1935:1935))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1379:1379:1379) (1379:1379:1379))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1934:1934:1934) (1934:1934:1934))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1620:1620:1620) (1620:1620:1620))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1900:1900:1900))
        (PORT datab (2297:2297:2297) (2297:2297:2297))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1555:1555:1555) (1555:1555:1555))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1772:1772:1772) (1772:1772:1772))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1556:1556:1556) (1556:1556:1556))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2525:2525:2525))
        (PORT datab (1974:1974:1974) (1974:1974:1974))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1231:1231:1231) (1231:1231:1231))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1148:1148:1148) (1148:1148:1148))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1927:1927:1927) (1927:1927:1927))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1143:1143:1143) (1143:1143:1143))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1144:1144:1144) (1144:1144:1144))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1770:1770:1770) (1770:1770:1770))
        (PORT datab (1743:1743:1743) (1743:1743:1743))
        (PORT datac (534:534:534) (534:534:534))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (974:974:974) (974:974:974))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (559:559:559) (559:559:559))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (557:557:557) (557:557:557))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (PORT ena (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1672:1672:1672))
        (PORT datab (1738:1738:1738) (1738:1738:1738))
        (PORT datac (634:634:634) (634:634:634))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (665:665:665) (665:665:665))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1951:1951:1951) (1951:1951:1951))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1953:1953:1953) (1953:1953:1953))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1200:1200:1200))
        (PORT datab (1409:1409:1409) (1409:1409:1409))
        (PORT datac (658:658:658) (658:658:658))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (661:661:661) (661:661:661))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1256:1256:1256) (1256:1256:1256))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1253:1253:1253) (1253:1253:1253))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1255:1255:1255) (1255:1255:1255))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1710:1710:1710) (1710:1710:1710))
        (PORT datac (1454:1454:1454) (1454:1454:1454))
        (PORT datad (357:357:357) (357:357:357))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (2050:2050:2050))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (2073:2073:2073) (2073:2073:2073))
        (PORT datae (803:803:803) (803:803:803))
        (PORT dataf (591:591:591) (591:591:591))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1027:1027:1027) (1027:1027:1027))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1027:1027:1027) (1027:1027:1027))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w22_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2168:2168:2168) (2168:2168:2168))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1522:1522:1522) (1522:1522:1522))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1740:1740:1740) (1740:1740:1740))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1740:1740:1740) (1740:1740:1740))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1511:1511:1511) (1511:1511:1511))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1910:1910:1910) (1910:1910:1910))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2293:2293:2293))
        (PORT datab (2109:2109:2109) (2109:2109:2109))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (338:338:338) (338:338:338))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (296:296:296))
        (PORT datab (1523:1523:1523) (1523:1523:1523))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (960:960:960) (960:960:960))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (835:835:835) (835:835:835))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w22_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (657:657:657))
        (PORT datab (598:598:598) (598:598:598))
        (PORT datac (874:874:874) (874:874:874))
        (PORT datad (878:878:878) (878:878:878))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1196:1196:1196) (1196:1196:1196))
        (PORT datac (909:909:909) (909:909:909))
        (PORT datad (1161:1161:1161) (1161:1161:1161))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (844:844:844) (844:844:844))
        (PORT dataf (860:860:860) (860:860:860))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (585:585:585) (585:585:585))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[21\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (1690:1690:1690) (1690:1690:1690))
        (PORT datad (1246:1246:1246) (1246:1246:1246))
        (PORT dataf (1795:1795:1795) (1795:1795:1795))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (1370:1370:1370) (1370:1370:1370))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (640:640:640) (640:640:640))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (892:892:892) (892:892:892))
        (PORT datad (1027:1027:1027) (1027:1027:1027))
        (PORT dataf (786:786:786) (786:786:786))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1873:1873:1873) (1873:1873:1873))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1599:1599:1599) (1599:1599:1599))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1876:1876:1876) (1876:1876:1876))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1870:1870:1870) (1870:1870:1870))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1867:1867:1867) (1867:1867:1867))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2146:2146:2146) (2146:2146:2146))
        (PORT datab (2301:2301:2301) (2301:2301:2301))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1622:1622:1622) (1622:1622:1622))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1869:1869:1869) (1869:1869:1869))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1838:1838:1838) (1838:1838:1838))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1862:1862:1862) (1862:1862:1862))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1610:1610:1610) (1610:1610:1610))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2145:2145:2145))
        (PORT datab (2300:2300:2300) (2300:2300:2300))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (355:355:355) (355:355:355))
        (PORT dataf (723:723:723) (723:723:723))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (958:958:958) (958:958:958))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1439:1439:1439) (1439:1439:1439))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1435:1435:1435) (1435:1435:1435))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (1999:1999:1999))
        (PORT datab (1501:1501:1501) (1501:1501:1501))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1109:1109:1109) (1109:1109:1109))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1211:1211:1211) (1211:1211:1211))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1455:1455:1455) (1455:1455:1455))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1454:1454:1454) (1454:1454:1454))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1723:1723:1723) (1723:1723:1723))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (835:835:835) (835:835:835))
        (PORT dataf (869:869:869) (869:869:869))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1442:1442:1442) (1442:1442:1442))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1440:1440:1440) (1440:1440:1440))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1438:1438:1438) (1438:1438:1438))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (2099:2099:2099) (2099:2099:2099))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2538:2538:2538) (2538:2538:2538))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1692:1692:1692) (1692:1692:1692))
        (PORT datab (1707:1707:1707) (1707:1707:1707))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (645:645:645) (645:645:645))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1560:1560:1560) (1560:1560:1560))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1578:1578:1578) (1578:1578:1578))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1581:1581:1581) (1581:1581:1581))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1910:1910:1910) (1910:1910:1910))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (1517:1517:1517) (1517:1517:1517))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (647:647:647) (647:647:647))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1880:1880:1880) (1880:1880:1880))
        (PORT datab (1909:1909:1909) (1909:1909:1909))
        (PORT datac (796:796:796) (796:796:796))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (513:513:513) (513:513:513))
        (PORT dataf (833:833:833) (833:833:833))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1577:1577:1577) (1577:1577:1577))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (1673:1673:1673) (1673:1673:1673))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w21_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1903:1903:1903) (1903:1903:1903))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (2159:2159:2159) (2159:2159:2159))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1579:1579:1579) (1579:1579:1579))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1623:1623:1623) (1623:1623:1623))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1726:1726:1726) (1726:1726:1726))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1618:1618:1618) (1618:1618:1618))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (1623:1623:1623) (1623:1623:1623))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (1723:1723:1723) (1723:1723:1723))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1588:1588:1588) (1588:1588:1588))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2285:2285:2285))
        (PORT datab (1857:1857:1857) (1857:1857:1857))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1037:1037:1037))
        (PORT datab (991:991:991) (991:991:991))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (385:385:385) (385:385:385))
        (PORT dataf (771:771:771) (771:771:771))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w21_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (928:928:928))
        (PORT datab (819:819:819) (819:819:819))
        (PORT datac (810:810:810) (810:810:810))
        (PORT datad (742:742:742) (742:742:742))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (483:483:483) (483:483:483))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1196:1196:1196) (1196:1196:1196))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (841:841:841) (841:841:841))
        (PORT dataf (961:961:961) (961:961:961))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (884:884:884) (884:884:884))
        (PORT dataf (1060:1060:1060) (1060:1060:1060))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (824:824:824) (824:824:824))
        (PORT dataf (356:356:356) (356:356:356))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[20\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (1812:1812:1812) (1812:1812:1812))
        (PORT datac (1766:1766:1766) (1766:1766:1766))
        (PORT datad (873:873:873) (873:873:873))
        (PORT dataf (1781:1781:1781) (1781:1781:1781))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (643:643:643) (643:643:643))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1357:1357:1357) (1357:1357:1357))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (2262:2262:2262) (2262:2262:2262))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (219:219:219) (219:219:219))
        (PORT dataf (847:847:847) (847:847:847))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1789:1789:1789) (1789:1789:1789))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1796:1796:1796) (1796:1796:1796))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1797:1797:1797) (1797:1797:1797))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1800:1800:1800) (1800:1800:1800))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1933:1933:1933) (1933:1933:1933))
        (PORT datab (2041:2041:2041) (2041:2041:2041))
        (PORT datac (382:382:382) (382:382:382))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1786:1786:1786) (1786:1786:1786))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1754:1754:1754) (1754:1754:1754))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1862:1862:1862) (1862:1862:1862))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1795:1795:1795) (1795:1795:1795))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1362:1362:1362) (1362:1362:1362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1757:1757:1757) (1757:1757:1757))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1599:1599:1599) (1599:1599:1599))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2142:2142:2142))
        (PORT datab (2298:2298:2298) (2298:2298:2298))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1367:1367:1367) (1367:1367:1367))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1372:1372:1372) (1372:1372:1372))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1025:1025:1025) (1025:1025:1025))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (1999:1999:1999))
        (PORT datab (1507:1507:1507) (1507:1507:1507))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1330:1330:1330) (1330:1330:1330))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (2546:2546:2546) (2546:2546:2546))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1341:1341:1341) (1341:1341:1341))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (1618:1618:1618) (1618:1618:1618))
        (PORT datac (1693:1693:1693) (1693:1693:1693))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1597:1597:1597) (1597:1597:1597))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1790:1790:1790) (1790:1790:1790))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1790:1790:1790) (1790:1790:1790))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datab (1715:1715:1715) (1715:1715:1715))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (1981:1981:1981) (1981:1981:1981))
        (PORT datae (550:550:550) (550:550:550))
        (PORT dataf (499:499:499) (499:499:499))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1375:1375:1375) (1375:1375:1375))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1558:1558:1558) (1558:1558:1558))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1360:1360:1360) (1360:1360:1360))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1463:1463:1463))
        (PORT datab (1732:1732:1732) (1732:1732:1732))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (510:510:510) (510:510:510))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (2084:2084:2084) (2084:2084:2084))
        (PORT datac (611:611:611) (611:611:611))
        (PORT datad (589:589:589) (589:589:589))
        (PORT datae (822:822:822) (822:822:822))
        (PORT dataf (481:481:481) (481:481:481))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1904:1904:1904) (1904:1904:1904))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2420:2420:2420) (2420:2420:2420))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w20_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1735:1735:1735) (1735:1735:1735))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1903:1903:1903) (1903:1903:1903))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (2334:2334:2334) (2334:2334:2334))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1916:1916:1916) (1916:1916:1916))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1915:1915:1915) (1915:1915:1915))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst7\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1017:1017:1017) (1017:1017:1017))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1820:1820:1820))
        (PORT datab (2456:2456:2456) (2456:2456:2456))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1902:1902:1902) (1902:1902:1902))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1806:1806:1806) (1806:1806:1806))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (901:901:901))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (857:857:857) (857:857:857))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (598:598:598) (598:598:598))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w20_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (1289:1289:1289) (1289:1289:1289))
        (PORT datad (1255:1255:1255) (1255:1255:1255))
        (PORT datae (559:559:559) (559:559:559))
        (PORT dataf (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1194:1194:1194) (1194:1194:1194))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (655:655:655) (655:655:655))
        (PORT dataf (596:596:596) (596:596:596))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (647:647:647) (647:647:647))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst7\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (648:648:648) (648:648:648))
        (PORT dataf (1057:1057:1057) (1057:1057:1057))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[123\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (378:378:378) (378:378:378))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (596:596:596) (596:596:596))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[147\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (1026:1026:1026) (1026:1026:1026))
        (PORT datac (1170:1170:1170) (1170:1170:1170))
        (PORT datad (1093:1093:1093) (1093:1093:1093))
        (PORT dataf (915:915:915) (915:915:915))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (874:874:874) (874:874:874))
        (PORT dataf (1009:1009:1009) (1009:1009:1009))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (645:645:645) (645:645:645))
        (PORT datac (615:615:615) (615:615:615))
        (PORT dataf (1246:1246:1246) (1246:1246:1246))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[18\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2701:2701:2701) (2701:2701:2701))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (645:645:645) (645:645:645))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1180:1180:1180) (1180:1180:1180))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (272:272:272))
        (PORT datad (1561:1561:1561) (1561:1561:1561))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1205:1205:1205) (1205:1205:1205))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (936:936:936) (936:936:936))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1206:1206:1206) (1206:1206:1206))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1205:1205:1205) (1205:1205:1205))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1416:1416:1416) (1416:1416:1416))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1956:1956:1956))
        (PORT datab (1744:1744:1744) (1744:1744:1744))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (352:352:352) (352:352:352))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (975:975:975) (975:975:975))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1424:1424:1424) (1424:1424:1424))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1018:1018:1018) (1018:1018:1018))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1020:1020:1020) (1020:1020:1020))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1146:1146:1146) (1146:1146:1146))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1667:1667:1667))
        (PORT datab (2306:2306:2306) (2306:2306:2306))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2269:2269:2269) (2269:2269:2269))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1487:1487:1487) (1487:1487:1487))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1468:1468:1468) (1468:1468:1468))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1486:1486:1486) (1486:1486:1486))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1785:1785:1785) (1785:1785:1785))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2494:2494:2494))
        (PORT datab (367:367:367) (367:367:367))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (1754:1754:1754) (1754:1754:1754))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1786:1786:1786) (1786:1786:1786))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w18_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2187:2187:2187) (2187:2187:2187))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (1340:1340:1340) (1340:1340:1340))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (646:646:646) (646:646:646))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1480:1480:1480) (1480:1480:1480))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1169:1169:1169) (1169:1169:1169))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1517:1517:1517) (1517:1517:1517))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2327:2327:2327) (2327:2327:2327))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1490:1490:1490) (1490:1490:1490))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1916:1916:1916) (1916:1916:1916))
        (PORT datab (593:593:593) (593:593:593))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (1770:1770:1770) (1770:1770:1770))
        (PORT dataf (549:549:549) (549:549:549))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1532:1532:1532) (1532:1532:1532))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1531:1531:1531) (1531:1531:1531))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1530:1530:1530) (1530:1530:1530))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (2304:2304:2304) (2304:2304:2304))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1489:1489:1489) (1489:1489:1489))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2299:2299:2299) (2299:2299:2299))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1856:1856:1856))
        (PORT datab (2054:2054:2054) (2054:2054:2054))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (239:239:239) (239:239:239))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1200:1200:1200) (1200:1200:1200))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1927:1927:1927) (1927:1927:1927))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1195:1195:1195) (1195:1195:1195))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1200:1200:1200) (1200:1200:1200))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1838:1838:1838))
        (PORT datab (1890:1890:1890) (1890:1890:1890))
        (PORT datac (695:695:695) (695:695:695))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (846:846:846) (846:846:846))
        (PORT dataf (659:659:659) (659:659:659))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1513:1513:1513) (1513:1513:1513))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (1928:1928:1928) (1928:1928:1928))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (1685:1685:1685) (1685:1685:1685))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2116:2116:2116) (2116:2116:2116))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1520:1520:1520) (1520:1520:1520))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2082:2082:2082) (2082:2082:2082))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (585:585:585) (585:585:585))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1919:1919:1919))
        (PORT datab (1830:1830:1830) (1830:1830:1830))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (527:527:527) (527:527:527))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (750:750:750) (750:750:750))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2007:2007:2007) (2007:2007:2007))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (2556:2556:2556) (2556:2556:2556))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (310:310:310) (310:310:310))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w18_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (594:594:594) (594:594:594))
        (PORT datae (500:500:500) (500:500:500))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1154:1154:1154) (1154:1154:1154))
        (PORT datac (1247:1247:1247) (1247:1247:1247))
        (PORT datad (871:871:871) (871:871:871))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (1499:1499:1499) (1499:1499:1499))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (658:658:658) (658:658:658))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (973:973:973) (973:973:973))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[17\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2369:2369:2369) (2369:2369:2369))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (1897:1897:1897) (1897:1897:1897))
        (PORT datad (2020:2020:2020) (2020:2020:2020))
        (PORT dataf (1859:1859:1859) (1859:1859:1859))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (2645:2645:2645) (2645:2645:2645))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (883:883:883) (883:883:883))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1224:1224:1224) (1224:1224:1224))
        (PORT datae (1205:1205:1205) (1205:1205:1205))
        (PORT dataf (1794:1794:1794) (1794:1794:1794))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1409:1409:1409) (1409:1409:1409))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1208:1208:1208) (1208:1208:1208))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1424:1424:1424) (1424:1424:1424))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1397:1397:1397) (1397:1397:1397))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1204:1204:1204) (1204:1204:1204))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1662:1662:1662))
        (PORT datab (2302:2302:2302) (2302:2302:2302))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1219:1219:1219) (1219:1219:1219))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1226:1226:1226) (1226:1226:1226))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1649:1649:1649) (1649:1649:1649))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1212:1212:1212) (1212:1212:1212))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1438:1438:1438) (1438:1438:1438))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (899:899:899) (899:899:899))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1967:1967:1967))
        (PORT datab (2162:2162:2162) (2162:2162:2162))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (312:312:312) (312:312:312))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1371:1371:1371) (1371:1371:1371))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w17_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1904:1904:1904) (1904:1904:1904))
        (PORT dataf (337:337:337) (337:337:337))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1580:1580:1580) (1580:1580:1580))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1582:1582:1582) (1582:1582:1582))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1579:1579:1579) (1579:1579:1579))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1571:1571:1571) (1571:1571:1571))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1228:1228:1228) (1228:1228:1228))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2134:2134:2134))
        (PORT datab (2062:2062:2062) (2062:2062:2062))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (340:340:340) (340:340:340))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (1545:1545:1545) (1545:1545:1545))
        (PORT datac (1484:1484:1484) (1484:1484:1484))
        (PORT datad (691:691:691) (691:691:691))
        (PORT datae (905:905:905) (905:905:905))
        (PORT dataf (892:892:892) (892:892:892))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (952:952:952) (952:952:952))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (947:947:947) (947:947:947))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1164:1164:1164) (1164:1164:1164))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1487:1487:1487))
        (PORT datab (1785:1785:1785) (1785:1785:1785))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (497:497:497) (497:497:497))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1387:1387:1387) (1387:1387:1387))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1841:1841:1841) (1841:1841:1841))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1192:1192:1192) (1192:1192:1192))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1843:1843:1843))
        (PORT datab (1883:1883:1883) (1883:1883:1883))
        (PORT datac (694:694:694) (694:694:694))
        (PORT datad (673:673:673) (673:673:673))
        (PORT datae (652:652:652) (652:652:652))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (972:972:972) (972:972:972))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (949:949:949) (949:949:949))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (964:964:964) (964:964:964))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1842:1842:1842) (1842:1842:1842))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (384:384:384) (384:384:384))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1549:1549:1549))
        (PORT datab (1666:1666:1666) (1666:1666:1666))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (698:698:698) (698:698:698))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (878:878:878) (878:878:878))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1292:1292:1292) (1292:1292:1292))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1422:1422:1422) (1422:1422:1422))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1288:1288:1288) (1288:1288:1288))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1926:1926:1926) (1926:1926:1926))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1558:1558:1558))
        (PORT datab (1498:1498:1498) (1498:1498:1498))
        (PORT datac (368:368:368) (368:368:368))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (557:557:557) (557:557:557))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2306:2306:2306))
        (PORT datab (2016:2016:2016) (2016:2016:2016))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (532:532:532) (532:532:532))
        (PORT datae (715:715:715) (715:715:715))
        (PORT dataf (725:725:725) (725:725:725))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w17_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1217:1217:1217))
        (PORT datab (1229:1229:1229) (1229:1229:1229))
        (PORT datac (808:808:808) (808:808:808))
        (PORT datad (901:901:901) (901:901:901))
        (PORT datae (320:320:320) (320:320:320))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (939:939:939) (939:939:939))
        (PORT dataf (1858:1858:1858) (1858:1858:1858))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (890:890:890) (890:890:890))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (843:843:843) (843:843:843))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst1\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (384:384:384) (384:384:384))
        (PORT datad (567:567:567) (567:567:567))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (926:926:926) (926:926:926))
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (984:984:984))
        (PORT datad (547:547:547) (547:547:547))
        (PORT dataf (1502:1502:1502) (1502:1502:1502))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (957:957:957))
        (PORT datad (1028:1028:1028) (1028:1028:1028))
        (PORT dataf (1372:1372:1372) (1372:1372:1372))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[131\]\~435\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1029:1029:1029))
        (PORT datab (1144:1144:1144) (1144:1144:1144))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (920:920:920) (920:920:920))
        (PORT datae (1034:1034:1034) (1034:1034:1034))
        (PORT dataf (1072:1072:1072) (1072:1072:1072))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~349\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1017:1017:1017))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (1058:1058:1058) (1058:1058:1058))
        (PORT datad (809:809:809) (809:809:809))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~350\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1542:1542:1542) (1542:1542:1542))
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (888:888:888) (888:888:888))
        (PORT datae (859:859:859) (859:859:859))
        (PORT dataf (594:594:594) (594:594:594))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[19\]\~351\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (845:845:845))
        (PORT datac (1670:1670:1670) (1670:1670:1670))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[19\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (610:610:610))
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datac (1499:1499:1499) (1499:1499:1499))
        (PORT datad (1973:1973:1973) (1973:1973:1973))
        (PORT dataf (1561:1561:1561) (1561:1561:1561))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (2299:2299:2299) (2299:2299:2299))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (869:869:869) (869:869:869))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst1\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (257:257:257))
        (PORT dataf (1175:1175:1175) (1175:1175:1175))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1806:1806:1806) (1806:1806:1806))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1755:1755:1755) (1755:1755:1755))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1605:1605:1605) (1605:1605:1605))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1808:1808:1808) (1808:1808:1808))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1707:1707:1707) (1707:1707:1707))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1799:1799:1799) (1799:1799:1799))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2309:2309:2309))
        (PORT datab (1888:1888:1888) (1888:1888:1888))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (669:669:669) (669:669:669))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1362:1362:1362) (1362:1362:1362))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1370:1370:1370) (1370:1370:1370))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1360:1360:1360) (1360:1360:1360))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1514:1514:1514) (1514:1514:1514))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1840:1840:1840) (1840:1840:1840))
        (PORT datab (377:377:377) (377:377:377))
        (PORT datac (1957:1957:1957) (1957:1957:1957))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (506:506:506) (506:506:506))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (686:686:686) (686:686:686))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2251:2251:2251) (2251:2251:2251))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1309:1309:1309) (1309:1309:1309))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2538:2538:2538) (2538:2538:2538))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1671:1671:1671) (1671:1671:1671))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1009:1009:1009) (1009:1009:1009))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (2010:2010:2010))
        (PORT datab (1853:1853:1853) (1853:1853:1853))
        (PORT datac (698:698:698) (698:698:698))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (654:654:654) (654:654:654))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1534:1534:1534) (1534:1534:1534))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2080:2080:2080) (2080:2080:2080))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1355:1355:1355) (1355:1355:1355))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1545:1545:1545) (1545:1545:1545))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1991:1991:1991) (1991:1991:1991))
        (PORT datab (1521:1521:1521) (1521:1521:1521))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1076:1076:1076) (1076:1076:1076))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2362:2362:2362) (2362:2362:2362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1111:1111:1111) (1111:1111:1111))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1846:1846:1846) (1846:1846:1846))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1072:1072:1072) (1072:1072:1072))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1504:1504:1504) (1504:1504:1504))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (2117:2117:2117) (2117:2117:2117))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1741:1741:1741) (1741:1741:1741))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (2009:2009:2009) (2009:2009:2009))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (966:966:966) (966:966:966))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2223:2223:2223))
        (PORT datab (1713:1713:1713) (1713:1713:1713))
        (PORT datac (859:859:859) (859:859:859))
        (PORT datad (828:828:828) (828:828:828))
        (PORT datae (762:762:762) (762:762:762))
        (PORT dataf (523:523:523) (523:523:523))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1112:1112:1112) (1112:1112:1112))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1392:1392:1392) (1392:1392:1392))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w19_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2187:2187:2187) (2187:2187:2187))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (1630:1630:1630) (1630:1630:1630))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1621:1621:1621) (1621:1621:1621))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1631:1631:1631) (1631:1631:1631))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1952:1952:1952))
        (PORT datab (2002:2002:2002) (2002:2002:2002))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (566:566:566) (566:566:566))
        (PORT datae (547:547:547) (547:547:547))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (1230:1230:1230) (1230:1230:1230))
        (PORT datad (1330:1330:1330) (1330:1330:1330))
        (PORT datae (592:592:592) (592:592:592))
        (PORT dataf (1062:1062:1062) (1062:1062:1062))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w19_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1059:1059:1059))
        (PORT datab (782:782:782) (782:782:782))
        (PORT datac (1058:1058:1058) (1058:1058:1058))
        (PORT datad (733:733:733) (733:733:733))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1251:1251:1251))
        (PORT datab (1608:1608:1608) (1608:1608:1608))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (690:690:690) (690:690:690))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (549:549:549) (549:549:549))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst1\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (593:593:593) (593:593:593))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (980:980:980))
        (PORT datad (344:344:344) (344:344:344))
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datad (328:328:328) (328:328:328))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (976:976:976))
        (PORT datad (828:828:828) (828:828:828))
        (PORT dataf (582:582:582) (582:582:582))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (686:686:686) (686:686:686))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (496:496:496) (496:496:496))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (464:464:464) (464:464:464))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (176:176:176) (176:176:176))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datad (649:649:649) (649:649:649))
        (PORT dataf (743:743:743) (743:743:743))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1101:1101:1101))
        (PORT datac (263:263:263) (263:263:263))
        (PORT dataf (702:702:702) (702:702:702))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1101:1101:1101) (1101:1101:1101))
        (PORT datad (610:610:610) (610:610:610))
        (PORT dataf (943:943:943) (943:943:943))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1100:1100:1100))
        (PORT datad (1379:1379:1379) (1379:1379:1379))
        (PORT dataf (680:680:680) (680:680:680))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~414\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1426:1426:1426))
        (PORT datab (1036:1036:1036) (1036:1036:1036))
        (PORT datac (1195:1195:1195) (1195:1195:1195))
        (PORT datad (991:991:991) (991:991:991))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (707:707:707) (707:707:707))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~415\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (811:811:811) (811:811:811))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (639:639:639) (639:639:639))
        (PORT datac (1401:1401:1401) (1401:1401:1401))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (666:666:666) (666:666:666))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1741:1741:1741) (1741:1741:1741))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst3\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1660:1660:1660) (1660:1660:1660))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1681:1681:1681) (1681:1681:1681))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1659:1659:1659) (1659:1659:1659))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1679:1679:1679) (1679:1679:1679))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1668:1668:1668) (1668:1668:1668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2126:2126:2126))
        (PORT datab (2341:2341:2341) (2341:2341:2341))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (337:337:337) (337:337:337))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1460:1460:1460) (1460:1460:1460))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1313:1313:1313) (1313:1313:1313))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1314:1314:1314) (1314:1314:1314))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2593:2593:2593))
        (PORT datab (1771:1771:1771) (1771:1771:1771))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1385:1385:1385) (1385:1385:1385))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1387:1387:1387) (1387:1387:1387))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1593:1593:1593) (1593:1593:1593))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1390:1390:1390) (1390:1390:1390))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2251:2251:2251))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (1915:1915:1915) (1915:1915:1915))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1640:1640:1640) (1640:1640:1640))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1831:1831:1831) (1831:1831:1831))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w27_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1999:1999:1999) (1999:1999:1999))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (633:633:633))
        (PORT datab (709:709:709) (709:709:709))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (579:579:579) (579:579:579))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (531:531:531) (531:531:531))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1127:1127:1127) (1127:1127:1127))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1125:1125:1125) (1125:1125:1125))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1126:1126:1126) (1126:1126:1126))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1130:1130:1130) (1130:1130:1130))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1353:1353:1353))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (1670:1670:1670) (1670:1670:1670))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1714:1714:1714) (1714:1714:1714))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (958:958:958) (958:958:958))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (1778:1778:1778) (1778:1778:1778))
        (PORT datac (279:279:279) (279:279:279))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (2256:2256:2256) (2256:2256:2256))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1582:1582:1582) (1582:1582:1582))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1765:1765:1765) (1765:1765:1765))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1761:1761:1761) (1761:1761:1761))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1189:1189:1189))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (307:307:307) (307:307:307))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1352:1352:1352) (1352:1352:1352))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1630:1630:1630) (1630:1630:1630))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1629:1629:1629) (1629:1629:1629))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (1998:1998:1998))
        (PORT datab (1502:1502:1502) (1502:1502:1502))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1676:1676:1676))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (2204:2204:2204) (2204:2204:2204))
        (PORT datad (839:839:839) (839:839:839))
        (PORT datae (781:781:781) (781:781:781))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w27_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1204:1204:1204))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (801:801:801) (801:801:801))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1565:1565:1565))
        (PORT datab (1076:1076:1076) (1076:1076:1076))
        (PORT datac (718:718:718) (718:718:718))
        (PORT datad (1029:1029:1029) (1029:1029:1029))
        (PORT dataf (741:741:741) (741:741:741))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (653:653:653) (653:653:653))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst5\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1425:1425:1425) (1425:1425:1425))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1100:1100:1100))
        (PORT datad (662:662:662) (662:662:662))
        (PORT dataf (865:865:865) (865:865:865))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1099:1099:1099))
        (PORT datab (272:272:272) (272:272:272))
        (PORT dataf (866:866:866) (866:866:866))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[27\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1380:1380:1380) (1380:1380:1380))
        (PORT dataf (1010:1010:1010) (1010:1010:1010))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[93\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (393:393:393))
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (1449:1449:1449) (1449:1449:1449))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[157\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (834:834:834))
        (PORT datab (764:764:764) (764:764:764))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (1064:1064:1064) (1064:1064:1064))
        (PORT datae (670:670:670) (670:670:670))
        (PORT dataf (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (760:760:760) (760:760:760))
        (PORT datad (226:226:226) (226:226:226))
        (PORT dataf (867:867:867) (867:867:867))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (548:548:548) (548:548:548))
        (PORT datad (1192:1192:1192) (1192:1192:1192))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[29\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (917:917:917) (917:917:917))
        (PORT datac (242:242:242) (242:242:242))
        (PORT datad (1197:1197:1197) (1197:1197:1197))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (548:548:548) (548:548:548))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[29\]\~288\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (1322:1322:1322) (1322:1322:1322))
        (PORT datad (1483:1483:1483) (1483:1483:1483))
        (PORT dataf (1513:1513:1513) (1513:1513:1513))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2138:2138:2138))
        (PORT datab (275:275:275) (275:275:275))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (2280:2280:2280) (2280:2280:2280))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2199:2199:2199))
        (PORT datab (2654:2654:2654) (2654:2654:2654))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w29_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2571:2571:2571) (2571:2571:2571))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (298:298:298))
        (PORT datab (948:948:948) (948:948:948))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (516:516:516) (516:516:516))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2118:2118:2118) (2118:2118:2118))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (2107:2107:2107) (2107:2107:2107))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (2095:2095:2095) (2095:2095:2095))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (2417:2417:2417) (2417:2417:2417))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (2337:2337:2337) (2337:2337:2337))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2490:2490:2490) (2490:2490:2490))
        (PORT datab (2062:2062:2062) (2062:2062:2062))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (427:427:427) (427:427:427))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (633:633:633) (633:633:633))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2705:2705:2705) (2705:2705:2705))
        (PORT datab (379:379:379) (379:379:379))
        (PORT datac (1941:1941:1941) (1941:1941:1941))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2706:2706:2706))
        (PORT datab (2020:2020:2020) (2020:2020:2020))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1897:1897:1897))
        (PORT datab (2877:2877:2877) (2877:2877:2877))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2038:2038:2038))
        (PORT datab (2996:2996:2996) (2996:2996:2996))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (543:543:543) (543:543:543))
        (PORT datae (605:605:605) (605:605:605))
        (PORT dataf (949:949:949) (949:949:949))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w29_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1613:1613:1613))
        (PORT datab (1733:1733:1733) (1733:1733:1733))
        (PORT datac (809:809:809) (809:809:809))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (PORT datae (1151:1151:1151) (1151:1151:1151))
        (PORT dataf (381:381:381) (381:381:381))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1044:1044:1044) (1044:1044:1044))
        (PORT datac (1365:1365:1365) (1365:1365:1365))
        (PORT datad (580:580:580) (580:580:580))
        (PORT datae (313:313:313) (313:313:313))
        (PORT dataf (754:754:754) (754:754:754))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1595:1595:1595) (1595:1595:1595))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[26\]\~295\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1666:1666:1666) (1666:1666:1666))
        (PORT datac (1900:1900:1900) (1900:1900:1900))
        (PORT datad (1099:1099:1099) (1099:1099:1099))
        (PORT dataf (1703:1703:1703) (1703:1703:1703))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (1392:1392:1392) (1392:1392:1392))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (567:567:567) (567:567:567))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (887:887:887) (887:887:887))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1164:1164:1164) (1164:1164:1164))
        (PORT datae (1206:1206:1206) (1206:1206:1206))
        (PORT dataf (1500:1500:1500) (1500:1500:1500))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (978:978:978) (978:978:978))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1559:1559:1559) (1559:1559:1559))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1320:1320:1320) (1320:1320:1320))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1552:1552:1552) (1552:1552:1552))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1266:1266:1266) (1266:1266:1266))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (957:957:957) (957:957:957))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2095:2095:2095) (2095:2095:2095))
        (PORT datab (2365:2365:2365) (2365:2365:2365))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (685:685:685) (685:685:685))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1312:1312:1312) (1312:1312:1312))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1306:1306:1306) (1306:1306:1306))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1321:1321:1321) (1321:1321:1321))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1311:1311:1311) (1311:1311:1311))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2090:2090:2090))
        (PORT datab (2369:2369:2369) (2369:2369:2369))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (373:373:373) (373:373:373))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1646:1646:1646) (1646:1646:1646))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2445:2445:2445) (2445:2445:2445))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1816:1816:1816) (1816:1816:1816))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1714:1714:1714) (1714:1714:1714))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1645:1645:1645) (1645:1645:1645))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1629:1629:1629) (1629:1629:1629))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1349:1349:1349))
        (PORT datab (1782:1782:1782) (1782:1782:1782))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (270:270:270) (270:270:270))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1408:1408:1408) (1408:1408:1408))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2244:2244:2244) (2244:2244:2244))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1616:1616:1616) (1616:1616:1616))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1752:1752:1752) (1752:1752:1752))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (1871:1871:1871) (1871:1871:1871))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datab (1740:1740:1740) (1740:1740:1740))
        (PORT datac (1717:1717:1717) (1717:1717:1717))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1641:1641:1641) (1641:1641:1641))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1621:1621:1621) (1621:1621:1621))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1639:1639:1639) (1639:1639:1639))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1639:1639:1639) (1639:1639:1639))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1711:1711:1711))
        (PORT datab (2169:2169:2169) (2169:2169:2169))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (627:627:627) (627:627:627))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1184:1184:1184) (1184:1184:1184))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1187:1187:1187) (1187:1187:1187))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (1415:1415:1415) (1415:1415:1415))
        (PORT datac (1089:1089:1089) (1089:1089:1089))
        (PORT datad (362:362:362) (362:362:362))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1891:1891:1891) (1891:1891:1891))
        (PORT datab (1843:1843:1843) (1843:1843:1843))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (353:353:353) (353:353:353))
        (PORT datae (502:502:502) (502:502:502))
        (PORT dataf (801:801:801) (801:801:801))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1747:1747:1747) (1747:1747:1747))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w26_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2184:2184:2184) (2184:2184:2184))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1656:1656:1656) (1656:1656:1656))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2350:2350:2350) (2350:2350:2350))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1716:1716:1716) (1716:1716:1716))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1490:1490:1490) (1490:1490:1490))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1715:1715:1715) (1715:1715:1715))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1511:1511:1511) (1511:1511:1511))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1224:1224:1224) (1224:1224:1224))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (2294:2294:2294))
        (PORT datab (2111:2111:2111) (2111:2111:2111))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (398:398:398))
        (PORT datab (1525:1525:1525) (1525:1525:1525))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (961:961:961) (961:961:961))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w26_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (633:633:633))
        (PORT datab (273:273:273) (273:273:273))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (900:900:900) (900:900:900))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (574:574:574) (574:574:574))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1202:1202:1202))
        (PORT datab (1756:1756:1756) (1756:1756:1756))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (692:692:692) (692:692:692))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (560:560:560) (560:560:560))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst8\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (841:841:841) (841:841:841))
        (PORT dataf (1054:1054:1054) (1054:1054:1054))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[66\]\~376\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (997:997:997) (997:997:997))
        (PORT datac (1116:1116:1116) (1116:1116:1116))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (1103:1103:1103) (1103:1103:1103))
        (PORT dataf (347:347:347) (347:347:347))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[138\]\~428\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (994:994:994) (994:994:994))
        (PORT datac (903:903:903) (903:903:903))
        (PORT datad (233:233:233) (233:233:233))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~411\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1216:1216:1216))
        (PORT datab (808:808:808) (808:808:808))
        (PORT datad (220:220:220) (220:220:220))
        (PORT dataf (676:676:676) (676:676:676))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (1012:1012:1012) (1012:1012:1012))
        (PORT datad (943:943:943) (943:943:943))
        (PORT datae (568:568:568) (568:568:568))
        (PORT dataf (524:524:524) (524:524:524))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (900:900:900) (900:900:900))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (756:756:756) (756:756:756))
        (PORT datae (835:835:835) (835:835:835))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (392:392:392) (392:392:392))
        (PORT datad (328:328:328) (328:328:328))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[58\]\~348\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1228:1228:1228))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (1340:1340:1340) (1340:1340:1340))
        (PORT dataf (1494:1494:1494) (1494:1494:1494))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[90\]\~351\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1454:1454:1454))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (586:586:586) (586:586:586))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[90\]\~352\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (665:665:665))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (917:917:917) (917:917:917))
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[122\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1512:1512:1512) (1512:1512:1512))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (222:222:222) (222:222:222))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~393\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (859:859:859) (859:859:859))
        (PORT datad (737:737:737) (737:737:737))
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (884:884:884))
        (PORT datab (927:927:927) (927:927:927))
        (PORT datac (834:834:834) (834:834:834))
        (PORT datad (737:737:737) (737:737:737))
        (PORT datae (714:714:714) (714:714:714))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[26\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datac (869:869:869) (869:869:869))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2281:2281:2281))
        (PORT datab (2252:2252:2252) (2252:2252:2252))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (670:670:670) (670:670:670))
        (PORT dataf (622:622:622) (622:622:622))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2277:2277:2277))
        (PORT datab (2432:2432:2432) (2432:2432:2432))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2180:2180:2180) (2180:2180:2180))
        (PORT datab (2398:2398:2398) (2398:2398:2398))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1616:1616:1616) (1616:1616:1616))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2309:2309:2309) (2309:2309:2309))
        (PORT datab (623:623:623) (623:623:623))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (2285:2285:2285) (2285:2285:2285))
        (PORT dataf (585:585:585) (585:585:585))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1184:1184:1184) (1184:1184:1184))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2192:2192:2192))
        (PORT datab (2580:2580:2580) (2580:2580:2580))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2507:2507:2507) (2507:2507:2507))
        (PORT datab (2570:2570:2570) (2570:2570:2570))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2290:2290:2290))
        (PORT datab (2117:2117:2117) (2117:2117:2117))
        (PORT datac (837:837:837) (837:837:837))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (816:816:816) (816:816:816))
        (PORT dataf (755:755:755) (755:755:755))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1652:1652:1652) (1652:1652:1652))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2370:2370:2370) (2370:2370:2370))
        (PORT datab (2299:2299:2299) (2299:2299:2299))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (1090:1090:1090) (1090:1090:1090))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w26_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1362:1362:1362))
        (PORT datab (1594:1594:1594) (1594:1594:1594))
        (PORT datac (884:884:884) (884:884:884))
        (PORT datad (886:886:886) (886:886:886))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (847:847:847))
        (PORT datab (1755:1755:1755) (1755:1755:1755))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (836:836:836) (836:836:836))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1174:1174:1174) (1174:1174:1174))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst2\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (983:983:983) (983:983:983))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[27\]\~290\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (934:934:934) (934:934:934))
        (PORT datac (1247:1247:1247) (1247:1247:1247))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (PORT dataf (1689:1689:1689) (1689:1689:1689))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1659:1659:1659) (1659:1659:1659))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2411:2411:2411))
        (PORT datab (2349:2349:2349) (2349:2349:2349))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2571:2571:2571) (2571:2571:2571))
        (PORT datab (2123:2123:2123) (2123:2123:2123))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2205:2205:2205) (2205:2205:2205))
        (PORT datab (2428:2428:2428) (2428:2428:2428))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (385:385:385) (385:385:385))
        (PORT dataf (684:684:684) (684:684:684))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1955:1955:1955))
        (PORT datab (2715:2715:2715) (2715:2715:2715))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2168:2168:2168))
        (PORT datab (2825:2825:2825) (2825:2825:2825))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2368:2368:2368))
        (PORT datab (2293:2293:2293) (2293:2293:2293))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (278:278:278) (278:278:278))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (308:308:308) (308:308:308))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2302:2302:2302) (2302:2302:2302))
        (PORT datab (361:361:361) (361:361:361))
        (PORT datac (641:641:641) (641:641:641))
        (PORT datad (2165:2165:2165) (2165:2165:2165))
        (PORT datae (552:552:552) (552:552:552))
        (PORT dataf (844:844:844) (844:844:844))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2195:2195:2195))
        (PORT datab (2665:2665:2665) (2665:2665:2665))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w27_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2554:2554:2554) (2554:2554:2554))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (947:947:947))
        (PORT datab (950:950:950) (950:950:950))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (320:320:320) (320:320:320))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w27_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1153:1153:1153))
        (PORT datab (1416:1416:1416) (1416:1416:1416))
        (PORT datac (840:840:840) (840:840:840))
        (PORT datad (836:836:836) (836:836:836))
        (PORT datae (209:209:209) (209:209:209))
        (PORT dataf (595:595:595) (595:595:595))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1390:1390:1390))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (808:808:808) (808:808:808))
        (PORT dataf (817:817:817) (817:817:817))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[60\]\~349\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (1305:1305:1305) (1305:1305:1305))
        (PORT datad (1033:1033:1033) (1033:1033:1033))
        (PORT dataf (1258:1258:1258) (1258:1258:1258))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~354\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1396:1396:1396) (1396:1396:1396))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[122\]\~426\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (1494:1494:1494) (1494:1494:1494))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (237:237:237) (237:237:237))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[146\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1229:1229:1229))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (648:648:648) (648:648:648))
        (PORT datad (606:606:606) (606:606:606))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[146\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (879:879:879))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (880:880:880) (880:880:880))
        (PORT datae (722:722:722) (722:722:722))
        (PORT dataf (707:707:707) (707:707:707))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~412\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1216:1216:1216))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (1519:1519:1519) (1519:1519:1519))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (1004:1004:1004) (1004:1004:1004))
        (PORT datad (949:949:949) (949:949:949))
        (PORT datae (573:573:573) (573:573:573))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[130\]\~432\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (760:760:760))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (1394:1394:1394) (1394:1394:1394))
        (PORT datad (551:551:551) (551:551:551))
        (PORT datae (581:581:581) (581:581:581))
        (PORT dataf (516:516:516) (516:516:516))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datac (773:773:773) (773:773:773))
        (PORT datad (940:940:940) (940:940:940))
        (PORT datae (801:801:801) (801:801:801))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[18\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (885:885:885))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (625:625:625) (625:625:625))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1796:1796:1796) (1796:1796:1796))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[18\]\~311\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2701:2701:2701) (2701:2701:2701))
        (PORT datab (904:904:904) (904:904:904))
        (PORT datac (653:653:653) (653:653:653))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2154:2154:2154) (2154:2154:2154))
        (PORT datab (2361:2361:2361) (2361:2361:2361))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w18_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2329:2329:2329) (2329:2329:2329))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (1456:1456:1456) (1456:1456:1456))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (380:380:380) (380:380:380))
        (PORT datae (1107:1107:1107) (1107:1107:1107))
        (PORT dataf (774:774:774) (774:774:774))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1704:1704:1704))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (358:358:358) (358:358:358))
        (PORT datad (1925:1925:1925) (1925:1925:1925))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1889:1889:1889) (1889:1889:1889))
        (PORT datab (2227:2227:2227) (2227:2227:2227))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2392:2392:2392))
        (PORT datab (2581:2581:2581) (2581:2581:2581))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (624:624:624) (624:624:624))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2000:2000:2000))
        (PORT datab (2048:2048:2048) (2048:2048:2048))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (503:503:503) (503:503:503))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1965:1965:1965))
        (PORT datab (2260:2260:2260) (2260:2260:2260))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (531:531:531) (531:531:531))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (753:753:753) (753:753:753))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2275:2275:2275))
        (PORT datab (2208:2208:2208) (2208:2208:2208))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (550:550:550) (550:550:550))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2363:2363:2363) (2363:2363:2363))
        (PORT datab (2360:2360:2360) (2360:2360:2360))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (680:680:680) (680:680:680))
        (PORT datae (660:660:660) (660:660:660))
        (PORT dataf (802:802:802) (802:802:802))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w18_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1231:1231:1231))
        (PORT datab (1219:1219:1219) (1219:1219:1219))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (870:870:870) (870:870:870))
        (PORT datae (534:534:534) (534:534:534))
        (PORT dataf (637:637:637) (637:637:637))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1142:1142:1142) (1142:1142:1142))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (1664:1664:1664) (1664:1664:1664))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (1493:1493:1493) (1493:1493:1493))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (546:546:546) (546:546:546))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~437\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1384:1384:1384) (1384:1384:1384))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (PORT dataf (1071:1071:1071) (1071:1071:1071))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[81\]\~329\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (286:286:286) (286:286:286))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (651:651:651) (651:651:651))
        (PORT datae (1417:1417:1417) (1417:1417:1417))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[81\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datab (291:291:291) (291:291:291))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (346:346:346) (346:346:346))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[109\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1017:1017:1017))
        (PORT datab (1561:1561:1561) (1561:1561:1561))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (491:491:491) (491:491:491))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[141\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (824:824:824))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (751:751:751) (751:751:751))
        (PORT dataf (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~410\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (816:816:816))
        (PORT datab (730:730:730) (730:730:730))
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT datad (1611:1611:1611) (1611:1611:1611))
        (PORT datae (752:752:752) (752:752:752))
        (PORT dataf (850:850:850) (850:850:850))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~409\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (355:355:355) (355:355:355))
        (PORT dataf (591:591:591) (591:591:591))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~333\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (821:821:821))
        (PORT datab (1627:1627:1627) (1627:1627:1627))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (943:943:943) (943:943:943))
        (PORT dataf (254:254:254) (254:254:254))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[13\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1234:1234:1234) (1234:1234:1234))
        (PORT datad (360:360:360) (360:360:360))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1730:1730:1730) (1730:1730:1730))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[30\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (1437:1437:1437) (1437:1437:1437))
        (PORT datac (667:667:667) (667:667:667))
        (PORT datad (1506:1506:1506) (1506:1506:1506))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1824:1824:1824) (1824:1824:1824))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (273:273:273))
        (PORT dataf (1528:1528:1528) (1528:1528:1528))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1241:1241:1241) (1241:1241:1241))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1668:1668:1668) (1668:1668:1668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1238:1238:1238) (1238:1238:1238))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1252:1252:1252) (1252:1252:1252))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2410:2410:2410))
        (PORT datab (1865:1865:1865) (1865:1865:1865))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (252:252:252) (252:252:252))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1163:1163:1163) (1163:1163:1163))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1191:1191:1191) (1191:1191:1191))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1680:1680:1680) (1680:1680:1680))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1193:1193:1193) (1193:1193:1193))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1695:1695:1695) (1695:1695:1695))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1191:1191:1191) (1191:1191:1191))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1946:1946:1946) (1946:1946:1946))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2391:2391:2391))
        (PORT datab (2001:2001:2001) (2001:2001:2001))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (387:387:387) (387:387:387))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1384:1384:1384) (1384:1384:1384))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w30_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datae (1963:1963:1963) (1963:1963:1963))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1844:1844:1844) (1844:1844:1844))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1415:1415:1415) (1415:1415:1415))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1833:1833:1833) (1833:1833:1833))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1469:1469:1469) (1469:1469:1469))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1603:1603:1603) (1603:1603:1603))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1472:1472:1472) (1472:1472:1472))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2430:2430:2430))
        (PORT datab (1991:1991:1991) (1991:1991:1991))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (637:637:637))
        (PORT datab (697:697:697) (697:697:697))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (580:580:580) (580:580:580))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1303:1303:1303) (1303:1303:1303))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1623:1623:1623) (1623:1623:1623))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1624:1624:1624) (1624:1624:1624))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1622:1622:1622) (1622:1622:1622))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (1861:1861:1861))
        (PORT datab (1735:1735:1735) (1735:1735:1735))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (640:640:640) (640:640:640))
        (PORT datae (647:647:647) (647:647:647))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1250:1250:1250) (1250:1250:1250))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (2089:2089:2089) (2089:2089:2089))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1457:1457:1457) (1457:1457:1457))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1252:1252:1252) (1252:1252:1252))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (PORT adatasdata (1455:1455:1455) (1455:1455:1455))
        (PORT aclr (1939:1939:1939) (1939:1939:1939))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1515:1515:1515))
        (PORT datab (825:825:825) (825:825:825))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1592:1592:1592) (1592:1592:1592))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1600:1600:1600) (1600:1600:1600))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1987:1987:1987) (1987:1987:1987))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1979:1979:1979))
        (PORT datab (1508:1508:1508) (1508:1508:1508))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1804:1804:1804) (1804:1804:1804))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1795:1795:1795) (1795:1795:1795))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1616:1616:1616) (1616:1616:1616))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1611:1611:1611) (1611:1611:1611))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1163:1163:1163))
        (PORT datab (1640:1640:1640) (1640:1640:1640))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1719:1719:1719))
        (PORT datab (2460:2460:2460) (2460:2460:2460))
        (PORT datac (695:695:695) (695:695:695))
        (PORT datad (723:723:723) (723:723:723))
        (PORT datae (921:921:921) (921:921:921))
        (PORT dataf (761:761:761) (761:761:761))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w30_n0_mux_dataout\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1290:1290:1290) (1290:1290:1290))
        (PORT datab (1324:1324:1324) (1324:1324:1324))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (PORT datae (509:509:509) (509:509:509))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1567:1567:1567))
        (PORT datab (1079:1079:1079) (1079:1079:1079))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (802:802:802) (802:802:802))
        (PORT dataf (565:565:565) (565:565:565))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (271:271:271))
        (PORT dataf (1504:1504:1504) (1504:1504:1504))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1099:1099:1099))
        (PORT datac (745:745:745) (745:745:745))
        (PORT datad (938:938:938) (938:938:938))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (647:647:647) (647:647:647))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (530:530:530) (530:530:530))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (438:438:438) (438:438:438))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (130:130:130) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[118\]\~445\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (996:996:996))
        (PORT datab (662:662:662) (662:662:662))
        (PORT datac (299:299:299) (299:299:299))
        (PORT datad (905:905:905) (905:905:905))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[118\]\~363\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (998:998:998) (998:998:998))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (695:695:695) (695:695:695))
        (PORT datae (641:641:641) (641:641:641))
        (PORT dataf (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~386\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1302:1302:1302))
        (PORT datab (887:887:887) (887:887:887))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (966:966:966) (966:966:966))
        (PORT dataf (845:845:845) (845:845:845))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~438\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (919:919:919) (919:919:919))
        (PORT dataf (618:618:618) (618:618:618))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~364\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (1413:1413:1413) (1413:1413:1413))
        (PORT datac (940:940:940) (940:940:940))
        (PORT datad (377:377:377) (377:377:377))
        (PORT datae (543:543:543) (543:543:543))
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~385\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1477:1477:1477) (1477:1477:1477))
        (PORT datac (1450:1450:1450) (1450:1450:1450))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (957:957:957) (957:957:957))
        (PORT dataf (845:845:845) (845:845:845))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[102\]\~377\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (345:345:345) (345:345:345))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[142\]\~378\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (921:921:921))
        (PORT datab (1481:1481:1481) (1481:1481:1481))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (224:224:224) (224:224:224))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[126\]\~334\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1511:1511:1511))
        (PORT datab (405:405:405) (405:405:405))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (219:219:219) (219:219:219))
        (PORT dataf (908:908:908) (908:908:908))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[158\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1008:1008:1008))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (1422:1422:1422) (1422:1422:1422))
        (PORT dataf (564:564:564) (564:564:564))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1302:1302:1302))
        (PORT datab (1486:1486:1486) (1486:1486:1486))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (882:882:882) (882:882:882))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[30\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1377:1377:1377))
        (PORT datab (1308:1308:1308) (1308:1308:1308))
        (PORT datac (1311:1311:1311) (1311:1311:1311))
        (PORT datad (632:632:632) (632:632:632))
        (PORT datae (1141:1141:1141) (1141:1141:1141))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1050:1050:1050) (1050:1050:1050))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[30\]\~289\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (1437:1437:1437) (1437:1437:1437))
        (PORT datac (1538:1538:1538) (1538:1538:1538))
        (PORT datad (615:615:615) (615:615:615))
        (PORT dataf (592:592:592) (592:592:592))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2574:2574:2574) (2574:2574:2574))
        (PORT datab (2119:2119:2119) (2119:2119:2119))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (605:605:605) (605:605:605))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2533:2533:2533) (2533:2533:2533))
        (PORT datab (2416:2416:2416) (2416:2416:2416))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2200:2200:2200) (2200:2200:2200))
        (PORT datab (2655:2655:2655) (2655:2655:2655))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (264:264:264) (264:264:264))
        (PORT dataf (326:326:326) (326:326:326))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w30_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2588:2588:2588) (2588:2588:2588))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (533:533:533) (533:533:533))
        (PORT datae (316:316:316) (316:316:316))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2706:2706:2706))
        (PORT datab (2522:2522:2522) (2522:2522:2522))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (354:354:354) (354:354:354))
        (PORT datae (322:322:322) (322:322:322))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1947:1947:1947))
        (PORT datab (2717:2717:2717) (2717:2717:2717))
        (PORT datac (356:356:356) (356:356:356))
        (PORT datad (588:588:588) (588:588:588))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (532:532:532) (532:532:532))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1895:1895:1895))
        (PORT datab (2875:2875:2875) (2875:2875:2875))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2281:2281:2281) (2281:2281:2281))
        (PORT datab (2315:2315:2315) (2315:2315:2315))
        (PORT datac (285:285:285) (285:285:285))
        (PORT datad (276:276:276) (276:276:276))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2038:2038:2038))
        (PORT datab (2996:2996:2996) (2996:2996:2996))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (596:596:596) (596:596:596))
        (PORT datae (969:969:969) (969:969:969))
        (PORT dataf (938:938:938) (938:938:938))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w30_n0_mux_dataout\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1602:1602:1602) (1602:1602:1602))
        (PORT datab (1737:1737:1737) (1737:1737:1737))
        (PORT datac (769:769:769) (769:769:769))
        (PORT datad (1213:1213:1213) (1213:1213:1213))
        (PORT datae (989:989:989) (989:989:989))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1390:1390:1390))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (PORT datad (800:800:800) (800:800:800))
        (PORT dataf (308:308:308) (308:308:308))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst9\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (995:995:995) (995:995:995))
        (PORT datad (1009:1009:1009) (1009:1009:1009))
        (PORT dataf (992:992:992) (992:992:992))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[95\]\~386\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1460:1460:1460) (1460:1460:1460))
        (PORT datac (385:385:385) (385:385:385))
        (PORT datad (1130:1130:1130) (1130:1130:1130))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1001:1001:1001))
        (PORT datab (1079:1079:1079) (1079:1079:1079))
        (PORT datac (1249:1249:1249) (1249:1249:1249))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (PORT datae (1174:1174:1174) (1174:1174:1174))
        (PORT dataf (1205:1205:1205) (1205:1205:1205))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[95\]\~387\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (PORT datac (1504:1504:1504) (1504:1504:1504))
        (PORT datad (596:596:596) (596:596:596))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~402\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~401\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1507:1507:1507))
        (PORT datab (867:867:867) (867:867:867))
        (PORT datac (1007:1007:1007) (1007:1007:1007))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (PORT dataf (943:943:943) (943:943:943))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (830:830:830) (830:830:830))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[11\]\~331\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (992:992:992) (992:992:992))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datae (251:251:251) (251:251:251))
        (PORT dataf (665:665:665) (665:665:665))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (561:561:561) (561:561:561))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[85\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (401:401:401) (401:401:401))
        (PORT datac (287:287:287) (287:287:287))
        (PORT datad (568:568:568) (568:568:568))
        (PORT dataf (340:340:340) (340:340:340))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[121\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1556:1556:1556))
        (PORT datab (889:889:889) (889:889:889))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (588:588:588) (588:588:588))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[153\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1557:1557:1557))
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (588:588:588) (588:588:588))
        (PORT dataf (1248:1248:1248) (1248:1248:1248))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~377\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1132:1132:1132))
        (PORT datab (283:283:283) (283:283:283))
        (PORT datac (1537:1537:1537) (1537:1537:1537))
        (PORT datad (733:733:733) (733:733:733))
        (PORT datae (588:588:588) (588:588:588))
        (PORT dataf (215:215:215) (215:215:215))
        (PORT datag (597:597:597) (597:597:597))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (832:832:832) (832:832:832))
        (PORT datad (962:962:962) (962:962:962))
        (PORT dataf (690:690:690) (690:690:690))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[25\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (940:940:940))
        (PORT datab (728:728:728) (728:728:728))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (934:934:934) (934:934:934))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (799:799:799) (799:799:799))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (588:588:588) (588:588:588))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[25\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (1426:1426:1426) (1426:1426:1426))
        (PORT datad (237:237:237) (237:237:237))
        (PORT dataf (1365:1365:1365) (1365:1365:1365))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (877:877:877) (877:877:877))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (1825:1825:1825) (1825:1825:1825))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (881:881:881) (881:881:881))
        (PORT datae (608:608:608) (608:608:608))
        (PORT dataf (1204:1204:1204) (1204:1204:1204))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1330:1330:1330) (1330:1330:1330))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT adatasdata (1329:1329:1329) (1329:1329:1329))
        (PORT aclr (1896:1896:1896) (1896:1896:1896))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1309:1309:1309) (1309:1309:1309))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1309:1309:1309) (1309:1309:1309))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2276:2276:2276) (2276:2276:2276))
        (PORT datab (2431:2431:2431) (2431:2431:2431))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (387:387:387) (387:387:387))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1525:1525:1525) (1525:1525:1525))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1764:1764:1764) (1764:1764:1764))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1525:1525:1525) (1525:1525:1525))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1539:1539:1539) (1539:1539:1539))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2345:2345:2345) (2345:2345:2345))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2359:2359:2359) (2359:2359:2359))
        (PORT datab (2230:2230:2230) (2230:2230:2230))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1098:1098:1098) (1098:1098:1098))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1262:1262:1262) (1262:1262:1262))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1423:1423:1423) (1423:1423:1423))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2400:2400:2400) (2400:2400:2400))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2396:2396:2396))
        (PORT datab (2475:2475:2475) (2475:2475:2475))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (669:669:669) (669:669:669))
        (PORT dataf (643:643:643) (643:643:643))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1962:1962:1962) (1962:1962:1962))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1168:1168:1168) (1168:1168:1168))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1169:1169:1169) (1169:1169:1169))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (2599:2599:2599) (2599:2599:2599))
        (PORT dataf (2126:2126:2126) (2126:2126:2126))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (865:865:865) (865:865:865))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2376:2376:2376) (2376:2376:2376))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (864:864:864) (864:864:864))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (767:767:767) (767:767:767))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (1419:1419:1419) (1419:1419:1419))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2228:2228:2228) (2228:2228:2228))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2396:2396:2396) (2396:2396:2396))
        (PORT datab (2473:2473:2473) (2473:2473:2473))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (690:690:690) (690:690:690))
        (PORT dataf (622:622:622) (622:622:622))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2325:2325:2325) (2325:2325:2325))
        (PORT datab (2870:2870:2870) (2870:2870:2870))
        (PORT datac (908:908:908) (908:908:908))
        (PORT datad (611:611:611) (611:611:611))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (585:585:585) (585:585:585))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1345:1345:1345) (1345:1345:1345))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1644:1644:1644) (1644:1644:1644))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1310:1310:1310) (1310:1310:1310))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1827:1827:1827) (1827:1827:1827))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2019:2019:2019))
        (PORT datab (1890:1890:1890) (1890:1890:1890))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (646:646:646) (646:646:646))
        (PORT datae (614:614:614) (614:614:614))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1397:1397:1397) (1397:1397:1397))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1742:1742:1742) (1742:1742:1742))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w25_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2116:2116:2116) (2116:2116:2116))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1655:1655:1655) (1655:1655:1655))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1658:1658:1658) (1658:1658:1658))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1878:1878:1878) (1878:1878:1878))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1453:1453:1453) (1453:1453:1453))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1396:1396:1396) (1396:1396:1396))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2106:2106:2106))
        (PORT datab (2225:2225:2225) (2225:2225:2225))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (545:545:545) (545:545:545))
        (PORT dataf (617:617:617) (617:617:617))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1231:1231:1231))
        (PORT datab (642:642:642) (642:642:642))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (635:635:635) (635:635:635))
        (PORT dataf (793:793:793) (793:793:793))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w25_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (1389:1389:1389) (1389:1389:1389))
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (1170:1170:1170) (1170:1170:1170))
        (PORT dataf (731:731:731) (731:731:731))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1447:1447:1447))
        (PORT datab (962:962:962) (962:962:962))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (293:293:293) (293:293:293))
        (PORT dataf (495:495:495) (495:495:495))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (653:653:653) (653:653:653))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[56\]\~350\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1228:1228:1228))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (925:925:925) (925:925:925))
        (PORT datad (854:854:854) (854:854:854))
        (PORT dataf (1495:1495:1495) (1495:1495:1495))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[86\]\~361\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (1429:1429:1429) (1429:1429:1429))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (864:864:864) (864:864:864))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[114\]\~425\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (280:280:280) (280:280:280))
        (PORT datae (665:665:665) (665:665:665))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[154\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datab (308:308:308) (308:308:308))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (893:893:893) (893:893:893))
        (PORT dataf (680:680:680) (680:680:680))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~384\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1148:1148:1148))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (638:638:638) (638:638:638))
        (PORT dataf (341:341:341) (341:341:341))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~383\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1015:1015:1015))
        (PORT datab (934:934:934) (934:934:934))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (362:362:362) (362:362:362))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[10\]\~332\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (701:701:701))
        (PORT datab (257:257:257) (257:257:257))
        (PORT datac (1403:1403:1403) (1403:1403:1403))
        (PORT datad (831:831:831) (831:831:831))
        (PORT datae (821:821:821) (821:821:821))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1915:1915:1915) (1915:1915:1915))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[8\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (1616:1616:1616) (1616:1616:1616))
        (PORT datac (1819:1819:1819) (1819:1819:1819))
        (PORT datad (2788:2788:2788) (2788:2788:2788))
        (PORT dataf (1663:1663:1663) (1663:1663:1663))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (321:321:321) (321:321:321))
        (PORT dataf (929:929:929) (929:929:929))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (336:336:336) (336:336:336))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[8\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datab (1616:1616:1616) (1616:1616:1616))
        (PORT datac (1677:1677:1677) (1677:1677:1677))
        (PORT datad (2789:2789:2789) (2789:2789:2789))
        (PORT dataf (1705:1705:1705) (1705:1705:1705))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2272:2272:2272) (2272:2272:2272))
        (PORT datab (1925:1925:1925) (1925:1925:1925))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (256:256:256) (256:256:256))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2338:2338:2338) (2338:2338:2338))
        (PORT datab (2130:2130:2130) (2130:2130:2130))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1421:1421:1421))
        (PORT datab (1595:1595:1595) (1595:1595:1595))
        (PORT datac (435:435:435) (435:435:435))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (224:224:224) (224:224:224))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1592:1592:1592) (1592:1592:1592))
        (PORT datab (1775:1775:1775) (1775:1775:1775))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (619:619:619) (619:619:619))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1762:1762:1762) (1762:1762:1762))
        (PORT datab (276:276:276) (276:276:276))
        (PORT datac (1978:1978:1978) (1978:1978:1978))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2303:2303:2303))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (597:597:597) (597:597:597))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2090:2090:2090))
        (PORT datab (1728:1728:1728) (1728:1728:1728))
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (811:811:811) (811:811:811))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2255:2255:2255))
        (PORT datab (1922:1922:1922) (1922:1922:1922))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (542:542:542) (542:542:542))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w8_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1942:1942:1942) (1942:1942:1942))
        (PORT dataf (954:954:954) (954:954:954))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (710:710:710) (710:710:710))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (920:920:920) (920:920:920))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w8_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (892:892:892) (892:892:892))
        (PORT datac (985:985:985) (985:985:985))
        (PORT datad (1273:1273:1273) (1273:1273:1273))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (823:823:823) (823:823:823))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (935:935:935))
        (PORT datab (1226:1226:1226) (1226:1226:1226))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (862:862:862) (862:862:862))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (857:857:857) (857:857:857))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (879:879:879) (879:879:879))
        (PORT dataf (794:794:794) (794:794:794))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[7\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1786:1786:1786))
        (PORT datab (1408:1408:1408) (1408:1408:1408))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (1259:1259:1259) (1259:1259:1259))
        (PORT dataf (1247:1247:1247) (1247:1247:1247))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (881:881:881) (881:881:881))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2429:2429:2429) (2429:2429:2429))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w7_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1835:1835:1835) (1835:1835:1835))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (563:563:563) (563:563:563))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1527:1527:1527) (1527:1527:1527))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (685:685:685) (685:685:685))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1850:1850:1850) (1850:1850:1850))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1172:1172:1172) (1172:1172:1172))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1379:1379:1379) (1379:1379:1379))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1381:1381:1381) (1381:1381:1381))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2433:2433:2433))
        (PORT datab (1992:1992:1992) (1992:1992:1992))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (255:255:255) (255:255:255))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (722:722:722))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (338:338:338) (338:338:338))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1432:1432:1432) (1432:1432:1432))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1432:1432:1432) (1432:1432:1432))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1446:1446:1446) (1446:1446:1446))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2397:2397:2397) (2397:2397:2397))
        (PORT datab (2003:2003:2003) (2003:2003:2003))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (685:685:685) (685:685:685))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1579:1579:1579) (1579:1579:1579))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (882:882:882) (882:882:882))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1516:1516:1516) (1516:1516:1516))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (686:686:686) (686:686:686))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (2301:2301:2301) (2301:2301:2301))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (881:881:881) (881:881:881))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1366:1366:1366) (1366:1366:1366))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (562:562:562) (562:562:562))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (885:885:885) (885:885:885))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (887:887:887) (887:887:887))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1080:1080:1080) (1080:1080:1080))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1375:1375:1375))
        (PORT datab (1376:1376:1376) (1376:1376:1376))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (539:539:539) (539:539:539))
        (PORT dataf (544:544:544) (544:544:544))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (966:966:966) (966:966:966))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (968:968:968) (968:968:968))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (964:964:964) (964:964:964))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1918:1918:1918) (1918:1918:1918))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1153:1153:1153))
        (PORT datab (1642:1642:1642) (1642:1642:1642))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (356:356:356) (356:356:356))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1601:1601:1601) (1601:1601:1601))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2230:2230:2230) (2230:2230:2230))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2087:2087:2087) (2087:2087:2087))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (2081:2081:2081) (2081:2081:2081))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2314:2314:2314) (2314:2314:2314))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1617:1617:1617) (1617:1617:1617))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1978:1978:1978))
        (PORT datab (1502:1502:1502) (1502:1502:1502))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2379:2379:2379))
        (PORT datab (2187:2187:2187) (2187:2187:2187))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (582:582:582) (582:582:582))
        (PORT dataf (871:871:871) (871:871:871))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (1220:1220:1220) (1220:1220:1220))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (1606:1606:1606) (1606:1606:1606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1401:1401:1401) (1401:1401:1401))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1399:1399:1399) (1399:1399:1399))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1401:1401:1401) (1401:1401:1401))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2271:2271:2271) (2271:2271:2271))
        (PORT datab (1924:1924:1924) (1924:1924:1924))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (345:345:345) (345:345:345))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w7_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (826:826:826) (826:826:826))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (818:818:818) (818:818:818))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (410:410:410))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (1290:1290:1290) (1290:1290:1290))
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (665:665:665) (665:665:665))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1206:1206:1206) (1206:1206:1206))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[6\]\~313\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1708:1708:1708))
        (PORT datac (289:289:289) (289:289:289))
        (PORT datad (2085:2085:2085) (2085:2085:2085))
        (PORT datae (1298:1298:1298) (1298:1298:1298))
        (PORT dataf (1365:1365:1365) (1365:1365:1365))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (1875:1875:1875) (1875:1875:1875))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (2478:2478:2478) (2478:2478:2478))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1912:1912:1912))
        (PORT datab (1829:1829:1829) (1829:1829:1829))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (370:370:370) (370:370:370))
        (PORT datae (694:694:694) (694:694:694))
        (PORT dataf (546:546:546) (546:546:546))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1776:1776:1776))
        (PORT datab (2205:2205:2205) (2205:2205:2205))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (499:499:499) (499:499:499))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1843:1843:1843))
        (PORT datab (1884:1884:1884) (1884:1884:1884))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (539:539:539) (539:539:539))
        (PORT datae (553:553:553) (553:553:553))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1854:1854:1854))
        (PORT datab (2063:2063:2063) (2063:2063:2063))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (516:516:516) (516:516:516))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1804:1804:1804))
        (PORT datab (2458:2458:2458) (2458:2458:2458))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (529:529:529) (529:529:529))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1962:1962:1962))
        (PORT datab (2156:2156:2156) (2156:2156:2156))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w6_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2216:2216:2216) (2216:2216:2216))
        (PORT dataf (397:397:397) (397:397:397))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2494:2494:2494))
        (PORT datab (1757:1757:1757) (1757:1757:1757))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (622:622:622) (622:622:622))
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (1338:1338:1338) (1338:1338:1338))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (501:501:501) (501:501:501))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w6_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1204:1204:1204))
        (PORT datab (1173:1173:1173) (1173:1173:1173))
        (PORT datac (798:798:798) (798:798:798))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (1069:1069:1069) (1069:1069:1069))
        (PORT dataf (588:588:588) (588:588:588))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1900:1900:1900) (1900:1900:1900))
        (PORT datab (807:807:807) (807:807:807))
        (PORT datac (1322:1322:1322) (1322:1322:1322))
        (PORT datad (244:244:244) (244:244:244))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (545:545:545) (545:545:545))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (839:839:839) (839:839:839))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1876:1876:1876) (1876:1876:1876))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (2109:2109:2109) (2109:2109:2109))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1553:1553:1553) (1553:1553:1553))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1962:1962:1962) (1962:1962:1962))
        (PORT datab (1799:1799:1799) (1799:1799:1799))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1026:1026:1026) (1026:1026:1026))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2006:2006:2006) (2006:2006:2006))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1385:1385:1385) (1385:1385:1385))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1373:1373:1373) (1373:1373:1373))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1382:1382:1382) (1382:1382:1382))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2532:2532:2532))
        (PORT datab (1967:1967:1967) (1967:1967:1967))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (294:294:294) (294:294:294))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1369:1369:1369) (1369:1369:1369))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2377:2377:2377) (2377:2377:2377))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1011:1011:1011) (1011:1011:1011))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1365:1365:1365) (1365:1365:1365))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2622:2622:2622) (2622:2622:2622))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1367:1367:1367) (1367:1367:1367))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (2135:2135:2135) (2135:2135:2135))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1868:1868:1868) (1868:1868:1868))
        (PORT datab (1904:1904:1904) (1904:1904:1904))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (370:370:370) (370:370:370))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1127:1127:1127) (1127:1127:1127))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (767:767:767) (767:767:767))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1121:1121:1121) (1121:1121:1121))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2346:2346:2346) (2346:2346:2346))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (1125:1125:1125) (1125:1125:1125))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (2110:2110:2110))
        (PORT datab (2065:2065:2065) (2065:2065:2065))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1621:1621:1621) (1621:1621:1621))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1999:1999:1999) (1999:1999:1999))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1410:1410:1410) (1410:1410:1410))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1615:1615:1615) (1615:1615:1615))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1858:1858:1858) (1858:1858:1858))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1613:1613:1613) (1613:1613:1613))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1779:1779:1779) (1779:1779:1779))
        (PORT datab (1753:1753:1753) (1753:1753:1753))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (353:353:353) (353:353:353))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1614:1614:1614) (1614:1614:1614))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1403:1403:1403) (1403:1403:1403))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1611:1611:1611) (1611:1611:1611))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1605:1605:1605) (1605:1605:1605))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1582:1582:1582))
        (PORT datab (1842:1842:1842) (1842:1842:1842))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (578:578:578) (578:578:578))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2531:2531:2531))
        (PORT datab (1786:1786:1786) (1786:1786:1786))
        (PORT datac (351:351:351) (351:351:351))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (831:831:831) (831:831:831))
        (PORT dataf (621:621:621) (621:621:621))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1428:1428:1428) (1428:1428:1428))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1837:1837:1837) (1837:1837:1837))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w5_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2169:2169:2169) (2169:2169:2169))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst6\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1011:1011:1011) (1011:1011:1011))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2146:2146:2146) (2146:2146:2146))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1429:1429:1429) (1429:1429:1429))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (2121:2121:2121) (2121:2121:2121))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1911:1911:1911) (1911:1911:1911))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1928:1928:1928) (1928:1928:1928))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1909:1909:1909) (1909:1909:1909))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2086:2086:2086))
        (PORT datab (1860:1860:1860) (1860:1860:1860))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1269:1269:1269))
        (PORT datab (1612:1612:1612) (1612:1612:1612))
        (PORT datac (672:672:672) (672:672:672))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (642:642:642) (642:642:642))
        (PORT dataf (898:898:898) (898:898:898))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w5_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (977:977:977) (977:977:977))
        (PORT datac (887:887:887) (887:887:887))
        (PORT datad (545:545:545) (545:545:545))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datac (1331:1331:1331) (1331:1331:1331))
        (PORT datad (1676:1676:1676) (1676:1676:1676))
        (PORT datae (1212:1212:1212) (1212:1212:1212))
        (PORT dataf (660:660:660) (660:660:660))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (961:961:961) (961:961:961))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (567:567:567) (567:567:567))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (835:835:835) (835:835:835))
        (PORT datad (240:240:240) (240:240:240))
        (PORT dataf (1057:1057:1057) (1057:1057:1057))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datad (902:902:902) (902:902:902))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datac (954:954:954) (954:954:954))
        (PORT dataf (886:886:886) (886:886:886))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datad (828:828:828) (828:828:828))
        (PORT dataf (733:733:733) (733:733:733))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (831:831:831) (831:831:831))
        (PORT datad (897:897:897) (897:897:897))
        (PORT dataf (901:901:901) (901:901:901))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (852:852:852))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (PORT dataf (887:887:887) (887:887:887))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (686:686:686) (686:686:686))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (496:496:496) (496:496:496))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (464:464:464) (464:464:464))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (176:176:176) (176:176:176))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (702:702:702) (702:702:702))
        (PORT dataf (1310:1310:1310) (1310:1310:1310))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datad (549:549:549) (549:549:549))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (946:946:946))
        (PORT datab (682:682:682) (682:682:682))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (228:228:228) (228:228:228))
        (PORT dataf (760:760:760) (760:760:760))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[9\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (962:962:962))
        (PORT datab (1649:1649:1649) (1649:1649:1649))
        (PORT datac (1153:1153:1153) (1153:1153:1153))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (PORT dataf (877:877:877) (877:877:877))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (871:871:871) (871:871:871))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (2047:2047:2047) (2047:2047:2047))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1030:1030:1030) (1030:1030:1030))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1447:1447:1447) (1447:1447:1447))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2139:2139:2139))
        (PORT datab (2328:2328:2328) (2328:2328:2328))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2237:2237:2237))
        (PORT datab (2033:2033:2033) (2033:2033:2033))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (505:505:505) (505:505:505))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (1934:1934:1934) (1934:1934:1934))
        (PORT datac (589:589:589) (589:589:589))
        (PORT datad (2936:2936:2936) (2936:2936:2936))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2724:2724:2724) (2724:2724:2724))
        (PORT datab (1923:1923:1923) (1923:1923:1923))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2430:2430:2430))
        (PORT datab (1877:1877:1877) (1877:1877:1877))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (353:353:353) (353:353:353))
        (PORT datae (560:560:560) (560:560:560))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2706:2706:2706))
        (PORT datab (2523:2523:2523) (2523:2523:2523))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2303:2303:2303))
        (PORT datab (264:264:264) (264:264:264))
        (PORT datac (2168:2168:2168) (2168:2168:2168))
        (PORT datad (620:620:620) (620:620:620))
        (PORT datae (489:489:489) (489:489:489))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w7_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2303:2303:2303) (2303:2303:2303))
        (PORT dataf (498:498:498) (498:498:498))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2198:2198:2198) (2198:2198:2198))
        (PORT datab (2659:2659:2659) (2659:2659:2659))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (1069:1069:1069) (1069:1069:1069))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w7_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (860:860:860) (860:860:860))
        (PORT datad (874:874:874) (874:874:874))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1687:1687:1687))
        (PORT datab (974:974:974) (974:974:974))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (221:221:221) (221:221:221))
        (PORT dataf (985:985:985) (985:985:985))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (554:554:554) (554:554:554))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (961:961:961) (961:961:961))
        (PORT dataf (520:520:520) (520:520:520))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[40\]\~369\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (317:317:317) (317:317:317))
        (PORT datad (1095:1095:1095) (1095:1095:1095))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[72\]\~403\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[104\]\~417\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (736:736:736) (736:736:736))
        (PORT datad (653:653:653) (653:653:653))
        (PORT dataf (693:693:693) (693:693:693))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[50\]\~357\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (938:938:938))
        (PORT datab (907:907:907) (907:907:907))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (PORT datad (634:634:634) (634:634:634))
        (PORT dataf (1289:1289:1289) (1289:1289:1289))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~414\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (330:330:330) (330:330:330))
        (PORT datad (628:628:628) (628:628:628))
        (PORT datae (846:846:846) (846:846:846))
        (PORT dataf (821:821:821) (821:821:821))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[112\]\~415\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (919:919:919) (919:919:919))
        (PORT datad (762:762:762) (762:762:762))
        (PORT dataf (856:856:856) (856:856:856))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[136\]\~418\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (786:786:786))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[8\]\~360\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (1032:1032:1032) (1032:1032:1032))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (328:328:328) (328:328:328))
        (PORT dataf (349:349:349) (349:349:349))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[8\]\~361\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (794:794:794) (794:794:794))
        (PORT dataf (683:683:683) (683:683:683))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[19\]\~312\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (2000:2000:2000) (2000:2000:2000))
        (PORT datad (1488:1488:1488) (1488:1488:1488))
        (PORT dataf (1549:1549:1549) (1549:1549:1549))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1937:1937:1937))
        (PORT datab (2418:2418:2418) (2418:2418:2418))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (261:261:261) (261:261:261))
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1833:1833:1833) (1833:1833:1833))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1413:1413:1413) (1413:1413:1413))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1831:1831:1831) (1831:1831:1831))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1429:1429:1429) (1429:1429:1429))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT adatasdata (1837:1837:1837) (1837:1837:1837))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1405:1405:1405) (1405:1405:1405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst3\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1487:1487:1487) (1487:1487:1487))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (PORT ena (1395:1395:1395) (1395:1395:1395))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2191:2191:2191) (2191:2191:2191))
        (PORT datab (1586:1586:1586) (1586:1586:1586))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w19_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2375:2375:2375) (2375:2375:2375))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1393:1393:1393) (1393:1393:1393))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2105:2105:2105) (2105:2105:2105))
        (PORT datab (2226:2226:2226) (2226:2226:2226))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (533:533:533) (533:533:533))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (PORT datac (682:682:682) (682:682:682))
        (PORT datad (255:255:255) (255:255:255))
        (PORT dataf (598:598:598) (598:598:598))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2053:2053:2053))
        (PORT datab (1998:1998:1998) (1998:1998:1998))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (499:499:499) (499:499:499))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2307:2307:2307))
        (PORT datab (623:623:623) (623:623:623))
        (PORT datac (540:540:540) (540:540:540))
        (PORT datad (2287:2287:2287) (2287:2287:2287))
        (PORT dataf (539:539:539) (539:539:539))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2498:2498:2498) (2498:2498:2498))
        (PORT datab (2582:2582:2582) (2582:2582:2582))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part2\|inst3\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1075:1075:1075) (1075:1075:1075))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2362:2362:2362) (2362:2362:2362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2224:2224:2224))
        (PORT datab (1949:1949:1949) (1949:1949:1949))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (841:841:841) (841:841:841))
        (PORT datae (981:981:981) (981:981:981))
        (PORT dataf (962:962:962) (962:962:962))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2444:2444:2444) (2444:2444:2444))
        (PORT datab (1849:1849:1849) (1849:1849:1849))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (583:583:583) (583:583:583))
        (PORT datae (970:970:970) (970:970:970))
        (PORT dataf (806:806:806) (806:806:806))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w19_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1161:1161:1161))
        (PORT datab (1225:1225:1225) (1225:1225:1225))
        (PORT datac (874:874:874) (874:874:874))
        (PORT datad (569:569:569) (569:569:569))
        (PORT datae (774:774:774) (774:774:774))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1603:1603:1603))
        (PORT datab (256:256:256) (256:256:256))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (1314:1314:1314) (1314:1314:1314))
        (PORT dataf (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1903:1903:1903) (1903:1903:1903))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[51\]\~330\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (886:886:886) (886:886:886))
        (PORT datad (1134:1134:1134) (1134:1134:1134))
        (PORT dataf (1097:1097:1097) (1097:1097:1097))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[83\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1180:1180:1180))
        (PORT datab (1200:1200:1200) (1200:1200:1200))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (217:217:217) (217:217:217))
        (PORT dataf (569:569:569) (569:569:569))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1311:1311:1311))
        (PORT datab (1022:1022:1022) (1022:1022:1022))
        (PORT datac (775:775:775) (775:775:775))
        (PORT datad (512:512:512) (512:512:512))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (309:309:309) (309:309:309))
        (PORT datac (652:652:652) (652:652:652))
        (PORT datad (681:681:681) (681:681:681))
        (PORT datae (579:579:579) (579:579:579))
        (PORT dataf (680:680:680) (680:680:680))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[119\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datab (704:704:704) (704:704:704))
        (PORT datac (634:634:634) (634:634:634))
        (PORT dataf (231:231:231) (231:231:231))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[151\]\~413\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (922:922:922))
        (PORT datab (737:737:737) (737:737:737))
        (PORT datac (788:788:788) (788:788:788))
        (PORT datad (660:660:660) (660:660:660))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (649:649:649) (649:649:649))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[151\]\~431\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (904:904:904) (904:904:904))
        (PORT datad (922:922:922) (922:922:922))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~390\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1176:1176:1176))
        (PORT datab (767:767:767) (767:767:767))
        (PORT datac (720:720:720) (720:720:720))
        (PORT datad (363:363:363) (363:363:363))
        (PORT dataf (1455:1455:1455) (1455:1455:1455))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~391\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1348:1348:1348))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (752:752:752) (752:752:752))
        (PORT datae (876:876:876) (876:876:876))
        (PORT dataf (778:778:778) (778:778:778))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[7\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1004:1004:1004))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (701:701:701) (701:701:701))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1170:1170:1170) (1170:1170:1170))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[14\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1714:1714:1714))
        (PORT datab (1847:1847:1847) (1847:1847:1847))
        (PORT datac (2156:2156:2156) (2156:2156:2156))
        (PORT datad (1941:1941:1941) (1941:1941:1941))
        (PORT datae (1642:1642:1642) (1642:1642:1642))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1621:1621:1621) (1621:1621:1621))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (2728:2728:2728) (2728:2728:2728))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst2\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (627:627:627) (627:627:627))
        (PORT datad (1327:1327:1327) (1327:1327:1327))
        (PORT dataf (591:591:591) (591:591:591))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1344:1344:1344) (1344:1344:1344))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1333:1333:1333) (1333:1333:1333))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1707:1707:1707) (1707:1707:1707))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1346:1346:1346) (1346:1346:1346))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1755:1755:1755) (1755:1755:1755))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1749:1749:1749) (1749:1749:1749))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2315:2315:2315) (2315:2315:2315))
        (PORT datab (1894:1894:1894) (1894:1894:1894))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (640:640:640) (640:640:640))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (879:879:879) (879:879:879))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (875:875:875) (875:875:875))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (2116:2116:2116) (2116:2116:2116))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (898:898:898) (898:898:898))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2538:2538:2538) (2538:2538:2538))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (897:897:897) (897:897:897))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2484:2484:2484) (2484:2484:2484))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (2085:2085:2085))
        (PORT datab (272:272:272) (272:272:272))
        (PORT datac (2041:2041:2041) (2041:2041:2041))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (516:516:516) (516:516:516))
        (PORT dataf (543:543:543) (543:543:543))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1201:1201:1201) (1201:1201:1201))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (2362:2362:2362) (2362:2362:2362))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1201:1201:1201) (1201:1201:1201))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1879:1879:1879) (1879:1879:1879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (1147:1147:1147) (1147:1147:1147))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (2112:2112:2112) (2112:2112:2112))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (1724:1724:1724) (1724:1724:1724))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1379:1379:1379) (1379:1379:1379))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2049:2049:2049) (2049:2049:2049))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1000:1000:1000) (1000:1000:1000))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1000:1000:1000) (1000:1000:1000))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1184:1184:1184) (1184:1184:1184))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datab (1986:1986:1986) (1986:1986:1986))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (348:348:348) (348:348:348))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (894:894:894) (894:894:894))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (PORT adatasdata (894:894:894) (894:894:894))
        (PORT aclr (1899:1899:1899) (1899:1899:1899))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (893:893:893) (893:893:893))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2330:2330:2330) (2330:2330:2330))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (892:892:892) (892:892:892))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (PORT ena (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2019:2019:2019))
        (PORT datab (1846:1846:1846) (1846:1846:1846))
        (PORT datac (353:353:353) (353:353:353))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (2229:2229:2229))
        (PORT datab (1739:1739:1739) (1739:1739:1739))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (758:758:758) (758:758:758))
        (PORT dataf (804:804:804) (804:804:804))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (1140:1140:1140) (1140:1140:1140))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2370:2370:2370) (2370:2370:2370))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w14_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2226:2226:2226) (2226:2226:2226))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1667:1667:1667) (1667:1667:1667))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1353:1353:1353) (1353:1353:1353))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1178:1178:1178) (1178:1178:1178))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (PORT adatasdata (1173:1173:1173) (1173:1173:1173))
        (PORT aclr (1913:1913:1913) (1913:1913:1913))
        (PORT ena (1905:1905:1905) (1905:1905:1905))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1391:1391:1391) (1391:1391:1391))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2436:2436:2436) (2436:2436:2436))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (1692:1692:1692) (1692:1692:1692))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (623:623:623) (623:623:623))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (719:719:719))
        (PORT datab (901:901:901) (901:901:901))
        (PORT datac (708:708:708) (708:708:708))
        (PORT datad (711:711:711) (711:711:711))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w14_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (693:693:693) (693:693:693))
        (PORT datac (973:973:973) (973:973:973))
        (PORT datad (1041:1041:1041) (1041:1041:1041))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1735:1735:1735))
        (PORT datab (1465:1465:1465) (1465:1465:1465))
        (PORT datac (1035:1035:1035) (1035:1035:1035))
        (PORT datad (1142:1142:1142) (1142:1142:1142))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst2\|inst9\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (853:853:853) (853:853:853))
        (PORT dataf (611:611:611) (611:611:611))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1017:1017:1017))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (608:608:608) (608:608:608))
        (PORT dataf (990:990:990) (990:990:990))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~395\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datac (800:800:800) (800:800:800))
        (PORT datad (874:874:874) (874:874:874))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~396\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (888:888:888) (888:888:888))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (PORT datad (672:672:672) (672:672:672))
        (PORT dataf (530:530:530) (530:530:530))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[14\]\~338\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1015:1015:1015))
        (PORT datab (977:977:977) (977:977:977))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (598:598:598) (598:598:598))
        (PORT datae (876:876:876) (876:876:876))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w14_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2363:2363:2363) (2363:2363:2363))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2160:2160:2160) (2160:2160:2160))
        (PORT datab (2359:2359:2359) (2359:2359:2359))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (385:385:385))
        (PORT datab (1458:1458:1458) (1458:1458:1458))
        (PORT datac (1135:1135:1135) (1135:1135:1135))
        (PORT datad (570:570:570) (570:570:570))
        (PORT datae (214:214:214) (214:214:214))
        (PORT dataf (833:833:833) (833:833:833))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1939:1939:1939))
        (PORT datab (2425:2425:2425) (2425:2425:2425))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (639:639:639) (639:639:639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1788:1788:1788) (1788:1788:1788))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst5\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1463:1463:1463) (1463:1463:1463))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1642:1642:1642) (1642:1642:1642))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT adatasdata (1795:1795:1795) (1795:1795:1795))
        (PORT aclr (1882:1882:1882) (1882:1882:1882))
        (PORT ena (1738:1738:1738) (1738:1738:1738))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (2222:2222:2222) (2222:2222:2222))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (2053:2053:2053) (2053:2053:2053))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2174:2174:2174) (2174:2174:2174))
        (PORT datab (1996:1996:1996) (1996:1996:1996))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (582:582:582) (582:582:582))
        (PORT datae (558:558:558) (558:558:558))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (1990:1990:1990) (1990:1990:1990))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (362:362:362) (362:362:362))
        (PORT datae (1992:1992:1992) (1992:1992:1992))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (282:282:282))
        (PORT datab (2086:2086:2086) (2086:2086:2086))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (2000:2000:2000) (2000:2000:2000))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (533:533:533) (533:533:533))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2283:2283:2283))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (341:341:341) (341:341:341))
        (PORT datad (257:257:257) (257:257:257))
        (PORT dataf (548:548:548) (548:548:548))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2158:2158:2158) (2158:2158:2158))
        (PORT datab (2359:2359:2359) (2359:2359:2359))
        (PORT datac (792:792:792) (792:792:792))
        (PORT datad (787:787:787) (787:787:787))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (801:801:801) (801:801:801))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w14_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1635:1635:1635))
        (PORT datab (1412:1412:1412) (1412:1412:1412))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (PORT datae (781:781:781) (781:781:781))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (1588:1588:1588) (1588:1588:1588))
        (PORT datad (1174:1174:1174) (1174:1174:1174))
        (PORT datae (1439:1439:1439) (1439:1439:1439))
        (PORT dataf (732:732:732) (732:732:732))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (3113:3113:3113) (3113:3113:3113))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst9\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (533:533:533) (533:533:533))
        (PORT dataf (640:640:640) (640:640:640))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[47\]\~328\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (983:983:983) (983:983:983))
        (PORT datac (914:914:914) (914:914:914))
        (PORT datad (230:230:230) (230:230:230))
        (PORT dataf (863:863:863) (863:863:863))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[77\]\~337\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1169:1169:1169))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (1549:1549:1549) (1549:1549:1549))
        (PORT datad (244:244:244) (244:244:244))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[113\]\~421\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (745:745:745))
        (PORT datab (357:357:357) (357:357:357))
        (PORT datac (614:614:614) (614:614:614))
        (PORT datad (607:607:607) (607:607:607))
        (PORT datae (1502:1502:1502) (1502:1502:1502))
        (PORT dataf (505:505:505) (505:505:505))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[97\]\~423\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (860:860:860) (860:860:860))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (249:249:249) (249:249:249))
        (PORT dataf (776:776:776) (776:776:776))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[137\]\~424\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1557:1557:1557))
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (587:587:587) (587:587:587))
        (PORT dataf (812:812:812) (812:812:812))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[9\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1569:1569:1569))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (1180:1180:1180) (1180:1180:1180))
        (PORT datad (879:879:879) (879:879:879))
        (PORT datae (556:556:556) (556:556:556))
        (PORT dataf (1488:1488:1488) (1488:1488:1488))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2410:2410:2410) (2410:2410:2410))
        (PORT datab (2350:2350:2350) (2350:2350:2350))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2573:2573:2573))
        (PORT datab (2123:2123:2123) (2123:2123:2123))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (301:301:301))
        (PORT datab (2006:2006:2006) (2006:2006:2006))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (2676:2676:2676) (2676:2676:2676))
        (PORT datae (489:489:489) (489:489:489))
        (PORT dataf (686:686:686) (686:686:686))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (912:912:912) (912:912:912))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2338:2338:2338) (2338:2338:2338))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (921:921:921) (921:921:921))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2268:2268:2268) (2268:2268:2268))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT adatasdata (918:918:918) (918:918:918))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (PORT ena (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (908:908:908) (908:908:908))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2706:2706:2706) (2706:2706:2706))
        (PORT datab (2016:2016:2016) (2016:2016:2016))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (2714:2714:2714) (2714:2714:2714))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2499:2499:2499))
        (PORT datab (2067:2067:2067) (2067:2067:2067))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3046:3046:3046) (3046:3046:3046))
        (PORT datab (2347:2347:2347) (2347:2347:2347))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (350:350:350) (350:350:350))
        (PORT datae (801:801:801) (801:801:801))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w9_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2588:2588:2588) (2588:2588:2588))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2612:2612:2612) (2612:2612:2612))
        (PORT datab (2357:2357:2357) (2357:2357:2357))
        (PORT datac (653:653:653) (653:653:653))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (679:679:679) (679:679:679))
        (PORT dataf (668:668:668) (668:668:668))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datab (951:951:951) (951:951:951))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (580:580:580) (580:580:580))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w9_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1610:1610:1610))
        (PORT datab (1402:1402:1402) (1402:1402:1402))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (664:664:664) (664:664:664))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[9\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1553:1553:1553))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (2271:2271:2271) (2271:2271:2271))
        (PORT datad (232:232:232) (232:232:232))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datab (962:962:962) (962:962:962))
        (PORT datac (1553:1553:1553) (1553:1553:1553))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (836:836:836) (836:836:836))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (PORT adatasdata (879:879:879) (879:879:879))
        (PORT aclr (1917:1917:1917) (1917:1917:1917))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (663:663:663) (663:663:663))
        (PORT dataf (1073:1073:1073) (1073:1073:1073))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[42\]\~368\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (983:983:983) (983:983:983))
        (PORT datad (240:240:240) (240:240:240))
        (PORT dataf (868:868:868) (868:868:868))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[46\]\~365\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (987:987:987))
        (PORT datab (992:992:992) (992:992:992))
        (PORT datac (872:872:872) (872:872:872))
        (PORT datad (863:863:863) (863:863:863))
        (PORT dataf (1138:1138:1138) (1138:1138:1138))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[76\]\~402\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (230:230:230) (230:230:230))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[108\]\~404\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (286:286:286) (286:286:286))
        (PORT datac (373:373:373) (373:373:373))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (887:887:887) (887:887:887))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (974:974:974) (974:974:974))
        (PORT datad (243:243:243) (243:243:243))
        (PORT dataf (862:862:862) (862:862:862))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[148\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1369:1369:1369))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (243:243:243) (243:243:243))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~397\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (1007:1007:1007))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (347:347:347) (347:347:347))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[100\]\~407\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (1040:1040:1040))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (768:768:768) (768:768:768))
        (PORT datae (652:652:652) (652:652:652))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~318\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (791:791:791))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (732:732:732) (732:732:732))
        (PORT datae (767:767:767) (767:767:767))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~319\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1013:1013:1013))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (612:612:612) (612:612:612))
        (PORT dataf (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[20\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1299:1299:1299))
        (PORT datab (922:922:922) (922:922:922))
        (PORT datac (1579:1579:1579) (1579:1579:1579))
        (PORT datad (676:676:676) (676:676:676))
        (PORT datae (230:230:230) (230:230:230))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[20\]\~297\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (295:295:295))
        (PORT datab (1812:1812:1812) (1812:1812:1812))
        (PORT datac (893:893:893) (893:893:893))
        (PORT datad (1482:1482:1482) (1482:1482:1482))
        (PORT dataf (1512:1512:1512) (1512:1512:1512))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w20_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2783:2783:2783) (2783:2783:2783))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2846:2846:2846) (2846:2846:2846))
        (PORT datab (2366:2366:2366) (2366:2366:2366))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (926:926:926))
        (PORT datab (916:916:916) (916:916:916))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (595:595:595) (595:595:595))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2282:2282:2282))
        (PORT datab (2253:2253:2253) (2253:2253:2253))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (321:321:321) (321:321:321))
        (PORT dataf (541:541:541) (541:541:541))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2319:2319:2319))
        (PORT datab (2415:2415:2415) (2415:2415:2415))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (360:360:360) (360:360:360))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2670:2670:2670) (2670:2670:2670))
        (PORT datab (2042:2042:2042) (2042:2042:2042))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2368:2368:2368))
        (PORT datab (2289:2289:2289) (2289:2289:2289))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (PORT adatasdata (1604:1604:1604) (1604:1604:1604))
        (PORT aclr (1922:1922:1922) (1922:1922:1922))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2411:2411:2411))
        (PORT datab (2590:2590:2590) (2590:2590:2590))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (558:558:558) (558:558:558))
        (PORT dataf (546:546:546) (546:546:546))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1345:1345:1345) (1345:1345:1345))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (2606:2606:2606) (2606:2606:2606))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2491:2491:2491))
        (PORT datab (2588:2588:2588) (2588:2588:2588))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (279:279:279) (279:279:279))
        (PORT datae (238:238:238) (238:238:238))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2182:2182:2182))
        (PORT datab (2129:2129:2129) (2129:2129:2129))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (545:545:545) (545:545:545))
        (PORT datae (534:534:534) (534:534:534))
        (PORT dataf (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w20_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1613:1613:1613))
        (PORT datab (1734:1734:1734) (1734:1734:1734))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (1181:1181:1181) (1181:1181:1181))
        (PORT datae (1049:1049:1049) (1049:1049:1049))
        (PORT dataf (810:810:810) (810:810:810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1307:1307:1307))
        (PORT datab (1678:1678:1678) (1678:1678:1678))
        (PORT datac (679:679:679) (679:679:679))
        (PORT datad (1093:1093:1093) (1093:1093:1093))
        (PORT dataf (813:813:813) (813:813:813))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[52\]\~356\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (678:678:678) (678:678:678))
        (PORT datac (904:904:904) (904:904:904))
        (PORT datad (933:933:933) (933:933:933))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[84\]\~396\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1354:1354:1354))
        (PORT datab (1591:1591:1591) (1591:1591:1591))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (630:630:630) (630:630:630))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[116\]\~397\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (658:658:658) (658:658:658))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[116\]\~398\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (893:893:893) (893:893:893))
        (PORT datac (628:628:628) (628:628:628))
        (PORT datad (693:693:693) (693:693:693))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~341\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (756:756:756))
        (PORT datab (1344:1344:1344) (1344:1344:1344))
        (PORT datac (752:752:752) (752:752:752))
        (PORT datad (328:328:328) (328:328:328))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[140\]\~408\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1417:1417:1417))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (732:732:732) (732:732:732))
        (PORT datae (342:342:342) (342:342:342))
        (PORT dataf (867:867:867) (867:867:867))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~400\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (941:941:941))
        (PORT datac (976:976:976) (976:976:976))
        (PORT datad (217:217:217) (217:217:217))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~399\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (783:783:783))
        (PORT datab (962:962:962) (962:962:962))
        (PORT datac (890:890:890) (890:890:890))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (PORT datae (667:667:667) (667:667:667))
        (PORT dataf (260:260:260) (260:260:260))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[28\]\~302\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1195:1195:1195))
        (PORT datab (752:752:752) (752:752:752))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (896:896:896) (896:896:896))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[28\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (1316:1316:1316) (1316:1316:1316))
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT datad (1523:1523:1523) (1523:1523:1523))
        (PORT dataf (892:892:892) (892:892:892))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\~DUPLICATEfeeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (861:861:861) (861:861:861))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst7\~DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2287:2287:2287))
        (PORT datab (1875:1875:1875) (1875:1875:1875))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (308:308:308) (308:308:308))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (296:296:296))
        (PORT datab (2383:2383:2383) (2383:2383:2383))
        (PORT datac (2304:2304:2304) (2304:2304:2304))
        (PORT datad (368:368:368) (368:368:368))
        (PORT datae (504:504:504) (504:504:504))
        (PORT dataf (511:511:511) (511:511:511))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1252:1252:1252) (1252:1252:1252))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w28_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2571:2571:2571) (2571:2571:2571))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1260:1260:1260) (1260:1260:1260))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1777:1777:1777) (1777:1777:1777))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2194:2194:2194))
        (PORT datab (2666:2666:2666) (2666:2666:2666))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (367:367:367) (367:367:367))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (653:653:653) (653:653:653))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1239:1239:1239))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (842:842:842) (842:842:842))
        (PORT datae (1026:1026:1026) (1026:1026:1026))
        (PORT dataf (853:853:853) (853:853:853))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2508:2508:2508) (2508:2508:2508))
        (PORT datab (2569:2569:2569) (2569:2569:2569))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (240:240:240) (240:240:240))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2719:2719:2719) (2719:2719:2719))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (1990:1990:1990) (1990:1990:1990))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2179:2179:2179) (2179:2179:2179))
        (PORT datab (2397:2397:2397) (2397:2397:2397))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (243:243:243) (243:243:243))
        (PORT dataf (330:330:330) (330:330:330))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2207:2207:2207))
        (PORT datab (2421:2421:2421) (2421:2421:2421))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (3013:3013:3013))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (2309:2309:2309) (2309:2309:2309))
        (PORT datad (832:832:832) (832:832:832))
        (PORT datae (623:623:623) (623:623:623))
        (PORT dataf (997:997:997) (997:997:997))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w28_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (1243:1243:1243) (1243:1243:1243))
        (PORT datac (1247:1247:1247) (1247:1247:1247))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (586:586:586) (586:586:586))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1382:1382:1382))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (1102:1102:1102) (1102:1102:1102))
        (PORT datad (534:534:534) (534:534:534))
        (PORT dataf (596:596:596) (596:596:596))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[59\]\~320\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1511:1511:1511))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (PORT dataf (1261:1261:1261) (1261:1261:1261))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[91\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1372:1372:1372) (1372:1372:1372))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (351:351:351) (351:351:351))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~342\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (813:813:813))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (945:945:945) (945:945:945))
        (PORT dataf (919:919:919) (919:919:919))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~394\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (811:811:811))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (318:318:318) (318:318:318))
        (PORT dataf (725:725:725) (725:725:725))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~314\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (PORT datae (569:569:569) (569:569:569))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1102:1102:1102) (1102:1102:1102))
        (PORT datac (1186:1186:1186) (1186:1186:1186))
        (PORT datad (1213:1213:1213) (1213:1213:1213))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (1141:1141:1141) (1141:1141:1141))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (824:824:824))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (750:750:750) (750:750:750))
        (PORT dataf (1301:1301:1301) (1301:1301:1301))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[149\]\~429\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (830:830:830) (830:830:830))
        (PORT datab (765:765:765) (765:765:765))
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (1335:1335:1335) (1335:1335:1335))
        (PORT datae (748:748:748) (748:748:748))
        (PORT dataf (742:742:742) (742:742:742))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[21\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1747:1747:1747) (1747:1747:1747))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (1054:1054:1054) (1054:1054:1054))
        (PORT datae (340:340:340) (340:340:340))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[21\]\~296\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (1327:1327:1327) (1327:1327:1327))
        (PORT datad (1530:1530:1530) (1530:1530:1530))
        (PORT dataf (1690:1690:1690) (1690:1690:1690))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2278:2278:2278) (2278:2278:2278))
        (PORT datab (290:290:290) (290:290:290))
        (PORT datac (2487:2487:2487) (2487:2487:2487))
        (PORT datad (369:369:369) (369:369:369))
        (PORT datae (936:936:936) (936:936:936))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w21_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2400:2400:2400) (2400:2400:2400))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2324:2324:2324))
        (PORT datab (2510:2510:2510) (2510:2510:2510))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (534:534:534) (534:534:534))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (1096:1096:1096) (1096:1096:1096))
        (PORT datae (236:236:236) (236:236:236))
        (PORT dataf (751:751:751) (751:751:751))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2491:2491:2491) (2491:2491:2491))
        (PORT datab (2588:2588:2588) (2588:2588:2588))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (648:648:648) (648:648:648))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2713:2713:2713) (2713:2713:2713))
        (PORT datab (2518:2518:2518) (2518:2518:2518))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (366:366:366) (366:366:366))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2406:2406:2406))
        (PORT datab (2585:2585:2585) (2585:2585:2585))
        (PORT datac (652:652:652) (652:652:652))
        (PORT datad (436:436:436) (436:436:436))
        (PORT datae (679:679:679) (679:679:679))
        (PORT dataf (677:677:677) (677:677:677))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2284:2284:2284))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (644:644:644) (644:644:644))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (778:778:778) (778:778:778))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2073:2073:2073))
        (PORT datab (2413:2413:2413) (2413:2413:2413))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (971:971:971) (971:971:971))
        (PORT datae (806:806:806) (806:806:806))
        (PORT dataf (771:771:771) (771:771:771))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w21_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datab (1305:1305:1305) (1305:1305:1305))
        (PORT datac (1247:1247:1247) (1247:1247:1247))
        (PORT datad (881:881:881) (881:881:881))
        (PORT datae (569:569:569) (569:569:569))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (1677:1677:1677) (1677:1677:1677))
        (PORT datac (706:706:706) (706:706:706))
        (PORT datad (852:852:852) (852:852:852))
        (PORT dataf (957:957:957) (957:957:957))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT adatasdata (1225:1225:1225) (1225:1225:1225))
        (PORT aclr (1930:1930:1930) (1930:1930:1930))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[31\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (918:918:918) (918:918:918))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (1312:1312:1312) (1312:1312:1312))
        (PORT dataf (1793:1793:1793) (1793:1793:1793))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1636:1636:1636) (1636:1636:1636))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (865:865:865) (865:865:865))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1541:1541:1541) (1541:1541:1541))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1830:1830:1830) (1830:1830:1830))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1623:1623:1623) (1623:1623:1623))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1626:1626:1626) (1626:1626:1626))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1510:1510:1510) (1510:1510:1510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT adatasdata (1544:1544:1544) (1544:1544:1544))
        (PORT aclr (1935:1935:1935) (1935:1935:1935))
        (PORT ena (1570:1570:1570) (1570:1570:1570))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (1410:1410:1410) (1410:1410:1410))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (325:325:325) (325:325:325))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1840:1840:1840) (1840:1840:1840))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1845:1845:1845) (1845:1845:1845))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1818:1818:1818) (1818:1818:1818))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1849:1849:1849) (1849:1849:1849))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1457:1457:1457) (1457:1457:1457))
        (PORT datab (1736:1736:1736) (1736:1736:1736))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1300:1300:1300) (1300:1300:1300))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1296:1296:1296) (1296:1296:1296))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1301:1301:1301) (1301:1301:1301))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1801:1801:1801) (1801:1801:1801))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1355:1355:1355))
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (316:316:316) (316:316:316))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1192:1192:1192) (1192:1192:1192))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1660:1660:1660) (1660:1660:1660))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1662:1662:1662) (1662:1662:1662))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (PORT adatasdata (1648:1648:1648) (1648:1648:1648))
        (PORT aclr (1916:1916:1916) (1916:1916:1916))
        (PORT ena (2771:2771:2771) (2771:2771:2771))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (2002:2002:2002))
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1879:1879:1879) (1879:1879:1879))
        (PORT datab (1912:1912:1912) (1912:1912:1912))
        (PORT datac (842:842:842) (842:842:842))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (828:828:828) (828:828:828))
        (PORT dataf (778:778:778) (778:778:778))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1532:1532:1532) (1532:1532:1532))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1657:1657:1657) (1657:1657:1657))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1529:1529:1529) (1529:1529:1529))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1586:1586:1586) (1586:1586:1586))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1541:1541:1541) (1541:1541:1541))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1617:1617:1617) (1617:1617:1617))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1527:1527:1527) (1527:1527:1527))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1820:1820:1820))
        (PORT datab (2315:2315:2315) (2315:2315:2315))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (329:329:329) (329:329:329))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1423:1423:1423) (1423:1423:1423))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2213:2213:2213))
        (PORT adatasdata (1417:1417:1417) (1417:1417:1417))
        (PORT aclr (1932:1932:1932) (1932:1932:1932))
        (PORT ena (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1322:1322:1322) (1322:1322:1322))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2429:2429:2429) (2429:2429:2429))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w31_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1839:1839:1839) (1839:1839:1839))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1594:1594:1594) (1594:1594:1594))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (2078:2078:2078) (2078:2078:2078))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1378:1378:1378) (1378:1378:1378))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1869:1869:1869) (1869:1869:1869))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1848:1848:1848) (1848:1848:1848))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (1599:1599:1599) (1599:1599:1599))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2335:2335:2335) (2335:2335:2335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1815:1815:1815))
        (PORT datab (2459:2459:2459) (2459:2459:2459))
        (PORT datac (276:276:276) (276:276:276))
        (PORT datad (262:262:262) (262:262:262))
        (PORT datae (229:229:229) (229:229:229))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1075:1075:1075))
        (PORT datab (727:727:727) (727:727:727))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (570:570:570) (570:570:570))
        (PORT dataf (651:651:651) (651:651:651))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1842:1842:1842) (1842:1842:1842))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (1838:1838:1838) (1838:1838:1838))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1358:1358:1358) (1358:1358:1358))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst4\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1523:1523:1523) (1523:1523:1523))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1311:1311:1311) (1311:1311:1311))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (1536:1536:1536) (1536:1536:1536))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (PORT ena (1685:1685:1685) (1685:1685:1685))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1939:1939:1939))
        (PORT datab (2047:2047:2047) (2047:2047:2047))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (643:643:643) (643:643:643))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w31_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (706:706:706) (706:706:706))
        (PORT datac (243:243:243) (243:243:243))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (PORT datae (613:613:613) (613:613:613))
        (PORT dataf (978:978:978) (978:978:978))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1567:1567:1567))
        (PORT datab (1079:1079:1079) (1079:1079:1079))
        (PORT datac (1431:1431:1431) (1431:1431:1431))
        (PORT datad (501:501:501) (501:501:501))
        (PORT dataf (772:772:772) (772:772:772))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst\|inst6\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1366:1366:1366) (1366:1366:1366))
        (PORT dataf (856:856:856) (856:856:856))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst5\|lpm_add_sub_component\|auto_generated\|add_sub_cella\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT datad (1146:1146:1146) (1146:1146:1146))
        (PORT dataf (595:595:595) (595:595:595))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH cin sumout (131:131:131) (131:131:131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst2\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (848:848:848))
        (PORT datab (698:698:698) (698:698:698))
        (PORT datac (1166:1166:1166) (1166:1166:1166))
        (PORT datad (1070:1070:1070) (1070:1070:1070))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (639:639:639) (639:639:639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[31\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (381:381:381))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (684:684:684) (684:684:684))
        (PORT datad (992:992:992) (992:992:992))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[31\]\~304\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (978:978:978))
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (1171:1171:1171) (1171:1171:1171))
        (PORT datae (591:591:591) (591:591:591))
        (PORT dataf (205:205:205) (205:205:205))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[31\]\~292\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datab (1724:1724:1724) (1724:1724:1724))
        (PORT datac (917:917:917) (917:917:917))
        (PORT datad (1534:1534:1534) (1534:1534:1534))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2139:2139:2139))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (2763:2763:2763) (2763:2763:2763))
        (PORT datae (642:642:642) (642:642:642))
        (PORT dataf (794:794:794) (794:794:794))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2141:2141:2141))
        (PORT datab (2499:2499:2499) (2499:2499:2499))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (430:430:430) (430:430:430))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (1921:1921:1921) (1921:1921:1921))
        (PORT datac (2701:2701:2701) (2701:2701:2701))
        (PORT datad (361:361:361) (361:361:361))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2208:2208:2208))
        (PORT datab (2418:2418:2418) (2418:2418:2418))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (357:357:357) (357:357:357))
        (PORT dataf (316:316:316) (316:316:316))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2667:2667:2667) (2667:2667:2667))
        (PORT datab (2040:2040:2040) (2040:2040:2040))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (262:262:262) (262:262:262))
        (PORT dataf (249:249:249) (249:249:249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2371:2371:2371))
        (PORT datab (2298:2298:2298) (2298:2298:2298))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2584:2584:2584) (2584:2584:2584))
        (PORT datab (263:263:263) (263:263:263))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (2334:2334:2334) (2334:2334:2334))
        (PORT datae (645:645:645) (645:645:645))
        (PORT dataf (831:831:831) (831:831:831))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2841:2841:2841) (2841:2841:2841))
        (PORT datab (2375:2375:2375) (2375:2375:2375))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (311:311:311) (311:311:311))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w31_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2477:2477:2477) (2477:2477:2477))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (605:605:605) (605:605:605))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w31_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1171:1171:1171))
        (PORT datab (1638:1638:1638) (1638:1638:1638))
        (PORT datac (592:592:592) (592:592:592))
        (PORT datad (591:591:591) (591:591:591))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (587:587:587) (587:587:587))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1382:1382:1382))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (1400:1400:1400) (1400:1400:1400))
        (PORT datad (542:542:542) (542:542:542))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst\|inst6\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1061:1061:1061) (1061:1061:1061))
        (PORT datad (772:772:772) (772:772:772))
        (PORT dataf (929:929:929) (929:929:929))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[63\]\~324\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (1174:1174:1174) (1174:1174:1174))
        (PORT dataf (328:328:328) (328:328:328))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[95\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1372:1372:1372) (1372:1372:1372))
        (PORT datac (760:760:760) (760:760:760))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~398\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (811:811:811) (811:811:811))
        (PORT datad (232:232:232) (232:232:232))
        (PORT dataf (1059:1059:1059) (1059:1059:1059))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1180:1180:1180))
        (PORT datab (704:704:704) (704:704:704))
        (PORT datac (951:951:951) (951:951:951))
        (PORT datad (889:889:889) (889:889:889))
        (PORT datae (1011:1011:1011) (1011:1011:1011))
        (PORT dataf (580:580:580) (580:580:580))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~306\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (274:274:274))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (1080:1080:1080) (1080:1080:1080))
        (PORT datad (223:223:223) (223:223:223))
        (PORT dataf (883:883:883) (883:883:883))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[24\]\~307\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1180:1180:1180))
        (PORT datab (671:671:671) (671:671:671))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datae (891:891:891) (891:891:891))
        (PORT dataf (885:885:885) (885:885:885))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[24\]\~293\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1584:1584:1584))
        (PORT datab (270:270:270) (270:270:270))
        (PORT datac (1699:1699:1699) (1699:1699:1699))
        (PORT datad (1618:1618:1618) (1618:1618:1618))
        (PORT dataf (1690:1690:1690) (1690:1690:1690))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2342:2342:2342))
        (PORT datab (2510:2510:2510) (2510:2510:2510))
        (PORT datac (652:652:652) (652:652:652))
        (PORT datad (522:522:522) (522:522:522))
        (PORT datae (789:789:789) (789:789:789))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1503:1503:1503) (1503:1503:1503))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2429:2429:2429) (2429:2429:2429))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w24_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2480:2480:2480) (2480:2480:2480))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1227:1227:1227))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (228:228:228) (228:228:228))
        (PORT dataf (592:592:592) (592:592:592))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2139:2139:2139))
        (PORT datab (2501:2501:2501) (2501:2501:2501))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (339:339:339) (339:339:339))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT adatasdata (1505:1505:1505) (1505:1505:1505))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1931:1931:1931) (1931:1931:1931))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2018:2018:2018))
        (PORT datab (1895:1895:1895) (1895:1895:1895))
        (PORT datac (649:649:649) (649:649:649))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (622:622:622) (622:622:622))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1512:1512:1512) (1512:1512:1512))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1515:1515:1515) (1515:1515:1515))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT adatasdata (1704:1704:1704) (1704:1704:1704))
        (PORT aclr (1927:1927:1927) (1927:1927:1927))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1704:1704:1704) (1704:1704:1704))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (PORT ena (1714:1714:1714) (1714:1714:1714))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2430:2430:2430))
        (PORT datab (1877:1877:1877) (1877:1877:1877))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (513:513:513) (513:513:513))
        (PORT dataf (490:490:490) (490:490:490))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2199:2199:2199) (2199:2199:2199))
        (PORT datab (2433:2433:2433) (2433:2433:2433))
        (PORT datac (580:580:580) (580:580:580))
        (PORT datad (535:535:535) (535:535:535))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2141:2141:2141))
        (PORT datab (2901:2901:2901) (2901:2901:2901))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (488:488:488) (488:488:488))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2567:2567:2567) (2567:2567:2567))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (2692:2692:2692) (2692:2692:2692))
        (PORT datae (632:632:632) (632:632:632))
        (PORT dataf (590:590:590) (590:590:590))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2182:2182:2182) (2182:2182:2182))
        (PORT datab (2456:2456:2456) (2456:2456:2456))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (521:521:521) (521:521:521))
        (PORT datae (758:758:758) (758:758:758))
        (PORT dataf (997:997:997) (997:997:997))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w24_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1572:1572:1572))
        (PORT datab (1515:1515:1515) (1515:1515:1515))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (1231:1231:1231) (1231:1231:1231))
        (PORT datae (966:966:966) (966:966:966))
        (PORT dataf (785:785:785) (785:785:785))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (1721:1721:1721) (1721:1721:1721))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (510:510:510) (510:510:510))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (561:561:561) (561:561:561))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[57\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (908:908:908))
        (PORT datab (901:901:901) (901:901:901))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (1453:1453:1453) (1453:1453:1453))
        (PORT dataf (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[89\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datac (678:678:678) (678:678:678))
        (PORT datad (571:571:571) (571:571:571))
        (PORT dataf (547:547:547) (547:547:547))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[121\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (674:674:674) (674:674:674))
        (PORT datae (701:701:701) (701:701:701))
        (PORT dataf (1249:1249:1249) (1249:1249:1249))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[145\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT datac (1201:1201:1201) (1201:1201:1201))
        (PORT datad (1246:1246:1246) (1246:1246:1246))
        (PORT dataf (835:835:835) (835:835:835))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~413\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (268:268:268) (268:268:268))
        (PORT dataf (913:913:913) (913:913:913))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~355\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (290:290:290))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (1004:1004:1004) (1004:1004:1004))
        (PORT datae (574:574:574) (574:574:574))
        (PORT dataf (550:550:550) (550:550:550))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[129\]\~436\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (1026:1026:1026) (1026:1026:1026))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (911:911:911) (911:911:911))
        (PORT datae (784:784:784) (784:784:784))
        (PORT dataf (910:910:910) (910:910:910))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~356\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1317:1317:1317))
        (PORT datac (848:848:848) (848:848:848))
        (PORT datad (879:879:879) (879:879:879))
        (PORT datae (685:685:685) (685:685:685))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[17\]\~357\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1320:1320:1320))
        (PORT datab (867:867:867) (867:867:867))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[17\]\~309\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2369:2369:2369) (2369:2369:2369))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (2188:2188:2188) (2188:2188:2188))
        (PORT datad (2021:2021:2021) (2021:2021:2021))
        (PORT dataf (1834:1834:1834) (1834:1834:1834))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1950:1950:1950))
        (PORT datab (2172:2172:2172) (2172:2172:2172))
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1888:1888:1888) (1888:1888:1888))
        (PORT datab (2219:2219:2219) (2219:2219:2219))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (374:374:374) (374:374:374))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2304:2304:2304))
        (PORT datab (2334:2334:2334) (2334:2334:2334))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (506:506:506) (506:506:506))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2217:2217:2217) (2217:2217:2217))
        (PORT datab (2321:2321:2321) (2321:2321:2321))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (225:225:225) (225:225:225))
        (PORT dataf (698:698:698) (698:698:698))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2563:2563:2563) (2563:2563:2563))
        (PORT datab (2278:2278:2278) (2278:2278:2278))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2412:2412:2412) (2412:2412:2412))
        (PORT datab (2591:2591:2591) (2591:2591:2591))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (655:655:655) (655:655:655))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2442:2442:2442) (2442:2442:2442))
        (PORT datab (1847:1847:1847) (1847:1847:1847))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (614:614:614) (614:614:614))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w17_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1982:1982:1982) (1982:1982:1982))
        (PORT dataf (336:336:336) (336:336:336))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2128:2128:2128))
        (PORT datab (2221:2221:2221) (2221:2221:2221))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (336:336:336) (336:336:336))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1913:1913:1913) (1913:1913:1913))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (950:950:950) (950:950:950))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (211:211:211) (211:211:211))
        (PORT dataf (850:850:850) (850:850:850))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w17_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1166:1166:1166))
        (PORT datab (1218:1218:1218) (1218:1218:1218))
        (PORT datac (869:869:869) (869:869:869))
        (PORT datad (893:893:893) (893:893:893))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1893:1893:1893) (1893:1893:1893))
        (PORT datac (1325:1325:1325) (1325:1325:1325))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (1235:1235:1235) (1235:1235:1235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (824:824:824) (824:824:824))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~439\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (PORT dataf (1104:1104:1104) (1104:1104:1104))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~393\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1032:1032:1032))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (253:253:253) (253:253:253))
        (PORT datad (1352:1352:1352) (1352:1352:1352))
        (PORT dataf (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[48\]\~355\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (750:750:750) (750:750:750))
        (PORT datad (866:866:866) (866:866:866))
        (PORT dataf (695:695:695) (695:695:695))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[80\]\~394\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1196:1196:1196))
        (PORT datab (1147:1147:1147) (1147:1147:1147))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (232:232:232) (232:232:232))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[148\]\~440\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (595:595:595) (595:595:595))
        (PORT dataf (620:620:620) (620:620:620))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~401\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (756:756:756))
        (PORT datab (1344:1344:1344) (1344:1344:1344))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (339:339:339) (339:339:339))
        (PORT dataf (516:516:516) (516:516:516))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~403\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (755:755:755))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (969:969:969) (969:969:969))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (738:738:738) (738:738:738))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~404\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (885:885:885))
        (PORT datac (1120:1120:1120) (1120:1120:1120))
        (PORT datad (219:219:219) (219:219:219))
        (PORT dataf (664:664:664) (664:664:664))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[12\]\~344\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1143:1143:1143))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (828:828:828) (828:828:828))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT adatasdata (546:546:546) (546:546:546))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[12\]\~305\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1673:1673:1673) (1673:1673:1673))
        (PORT datab (866:866:866) (866:866:866))
        (PORT datac (1699:1699:1699) (1699:1699:1699))
        (PORT datad (2322:2322:2322) (2322:2322:2322))
        (PORT dataf (1690:1690:1690) (1690:1690:1690))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2000:2000:2000))
        (PORT datab (2235:2235:2235) (2235:2235:2235))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (221:221:221) (221:221:221))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2290:2290:2290))
        (PORT datab (2324:2324:2324) (2324:2324:2324))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (269:269:269) (269:269:269))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2508:2508:2508) (2508:2508:2508))
        (PORT datab (2060:2060:2060) (2060:2060:2060))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (548:548:548) (548:548:548))
        (PORT dataf (533:533:533) (533:533:533))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2106:2106:2106))
        (PORT datab (2155:2155:2155) (2155:2155:2155))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (228:228:228) (228:228:228))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1860:1860:1860) (1860:1860:1860))
        (PORT datab (2356:2356:2356) (2356:2356:2356))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (496:496:496) (496:496:496))
        (PORT dataf (818:818:818) (818:818:818))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2215:2215:2215))
        (PORT datab (1780:1780:1780) (1780:1780:1780))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (556:556:556) (556:556:556))
        (PORT dataf (497:497:497) (497:497:497))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (1862:1862:1862) (1862:1862:1862))
        (PORT datad (658:658:658) (658:658:658))
        (PORT datae (577:577:577) (577:577:577))
        (PORT dataf (581:581:581) (581:581:581))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w12_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (2336:2336:2336) (2336:2336:2336))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1568:1568:1568) (1568:1568:1568))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2224:2224:2224))
        (PORT datab (2430:2430:2430) (2430:2430:2430))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1677:1677:1677) (1677:1677:1677))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (770:770:770))
        (PORT datab (1131:1131:1131) (1131:1131:1131))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (625:625:625) (625:625:625))
        (PORT dataf (619:619:619) (619:619:619))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w12_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1236:1236:1236))
        (PORT datab (1159:1159:1159) (1159:1159:1159))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (545:545:545) (545:545:545))
        (PORT datae (844:844:844) (844:844:844))
        (PORT dataf (591:591:591) (591:591:591))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (871:871:871) (871:871:871))
        (PORT datad (1737:1737:1737) (1737:1737:1737))
        (PORT datae (1208:1208:1208) (1208:1208:1208))
        (PORT dataf (884:884:884) (884:884:884))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (872:872:872) (872:872:872))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst2\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (PORT adatasdata (1434:1434:1434) (1434:1434:1434))
        (PORT aclr (1901:1901:1901) (1901:1901:1901))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (PORT datac (253:253:253) (253:253:253))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[44\]\~366\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (987:987:987))
        (PORT datab (992:992:992) (992:992:992))
        (PORT datac (1178:1178:1178) (1178:1178:1178))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (PORT dataf (870:870:870) (870:870:870))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[78\]\~367\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1180:1180:1180))
        (PORT datab (1556:1556:1556) (1556:1556:1556))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (346:346:346) (346:346:346))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~321\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (1022:1022:1022))
        (PORT datab (1462:1462:1462) (1462:1462:1462))
        (PORT datac (971:971:971) (971:971:971))
        (PORT datad (900:900:900) (900:900:900))
        (PORT datae (860:860:860) (860:860:860))
        (PORT dataf (849:849:849) (849:849:849))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~405\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (810:810:810))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (918:918:918) (918:918:918))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (PORT dataf (264:264:264) (264:264:264))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[150\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (1117:1117:1117) (1117:1117:1117))
        (PORT datad (1261:1261:1261) (1261:1261:1261))
        (PORT dataf (1216:1216:1216) (1216:1216:1216))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~406\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datac (860:860:860) (860:860:860))
        (PORT datad (234:234:234) (234:234:234))
        (PORT dataf (1203:1203:1203) (1203:1203:1203))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[6\]\~348\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1136:1136:1136))
        (PORT datab (869:869:869) (869:869:869))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (PORT datad (1151:1151:1151) (1151:1151:1151))
        (PORT datae (326:326:326) (326:326:326))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (1122:1122:1122) (1122:1122:1122))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (1939:1939:1939) (1939:1939:1939))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1806:1806:1806) (1806:1806:1806))
        (PORT dataf (373:373:373) (373:373:373))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (PORT adatasdata (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (1885:1885:1885) (1885:1885:1885))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2197:2197:2197))
        (PORT datab (2265:2265:2265) (2265:2265:2265))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (363:363:363) (363:363:363))
        (PORT datae (335:335:335) (335:335:335))
        (PORT dataf (318:318:318) (318:318:318))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2130:2130:2130))
        (PORT datab (2049:2049:2049) (2049:2049:2049))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (372:372:372) (372:372:372))
        (PORT datae (248:248:248) (248:248:248))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w5_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2372:2372:2372) (2372:2372:2372))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2221:2221:2221))
        (PORT datab (2432:2432:2432) (2432:2432:2432))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (1137:1137:1137) (1137:1137:1137))
        (PORT datac (347:347:347) (347:347:347))
        (PORT datad (693:693:693) (693:693:693))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2101:2101:2101))
        (PORT datab (2293:2293:2293) (2293:2293:2293))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (351:351:351) (351:351:351))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (2216:2216:2216) (2216:2216:2216))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (2280:2280:2280) (2280:2280:2280))
        (PORT dataf (617:617:617) (617:617:617))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2006:2006:2006))
        (PORT datab (2245:2245:2245) (2245:2245:2245))
        (PORT datac (362:362:362) (362:362:362))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2102:2102:2102))
        (PORT datab (2164:2164:2164) (2164:2164:2164))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1872:1872:1872) (1872:1872:1872))
        (PORT datab (2350:2350:2350) (2350:2350:2350))
        (PORT datac (533:533:533) (533:533:533))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (611:611:611) (611:611:611))
        (PORT dataf (810:810:810) (810:810:810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w5_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1239:1239:1239))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (900:900:900) (900:900:900))
        (PORT datad (885:885:885) (885:885:885))
        (PORT datae (561:561:561) (561:561:561))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1603:1603:1603) (1603:1603:1603))
        (PORT datac (1349:1349:1349) (1349:1349:1349))
        (PORT datad (648:648:648) (648:648:648))
        (PORT datae (1195:1195:1195) (1195:1195:1195))
        (PORT dataf (968:968:968) (968:968:968))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (870:870:870) (870:870:870))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst3\|inst3\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (708:708:708) (708:708:708))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[37\]\~343\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (926:926:926) (926:926:926))
        (PORT datad (895:895:895) (895:895:895))
        (PORT dataf (830:830:830) (830:830:830))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[69\]\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (1028:1028:1028) (1028:1028:1028))
        (PORT datac (1114:1114:1114) (1114:1114:1114))
        (PORT datad (235:235:235) (235:235:235))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[101\]\~346\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (1029:1029:1029) (1029:1029:1029))
        (PORT datac (947:947:947) (947:947:947))
        (PORT datad (1118:1118:1118) (1118:1118:1118))
        (PORT datae (242:242:242) (242:242:242))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~315\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1358:1358:1358))
        (PORT datac (810:810:810) (810:810:810))
        (PORT datad (842:842:842) (842:842:842))
        (PORT dataf (744:744:744) (744:744:744))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~407\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (811:811:811))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (893:893:893) (893:893:893))
        (PORT dataf (903:903:903) (903:903:903))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~408\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1745:1745:1745) (1745:1745:1745))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (880:880:880) (880:880:880))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[5\]\~354\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1082:1082:1082))
        (PORT datab (1741:1741:1741) (1741:1741:1741))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (868:868:868) (868:868:868))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (1480:1480:1480) (1480:1480:1480))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[10\]\~301\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (284:284:284))
        (PORT datab (1222:1222:1222) (1222:1222:1222))
        (PORT datac (1411:1411:1411) (1411:1411:1411))
        (PORT datad (1795:1795:1795) (1795:1795:1795))
        (PORT dataf (1342:1342:1342) (1342:1342:1342))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2493:2493:2493))
        (PORT datab (2017:2017:2017) (2017:2017:2017))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (333:333:333) (333:333:333))
        (PORT dataf (333:333:333) (333:333:333))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2192:2192:2192))
        (PORT datab (2434:2434:2434) (2434:2434:2434))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (529:529:529) (529:529:529))
        (PORT datae (554:554:554) (554:554:554))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (2347:2347:2347) (2347:2347:2347))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (2830:2830:2830) (2830:2830:2830))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (545:545:545) (545:545:545))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1168:1168:1168) (1168:1168:1168))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2248:2248:2248) (2248:2248:2248))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2505:2505:2505) (2505:2505:2505))
        (PORT datab (2572:2572:2572) (2572:2572:2572))
        (PORT datac (639:639:639) (639:639:639))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (2152:2152:2152))
        (PORT datab (2889:2889:2889) (2889:2889:2889))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (263:263:263) (263:263:263))
        (PORT dataf (322:322:322) (322:322:322))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2336:2336:2336))
        (PORT datab (2608:2608:2608) (2608:2608:2608))
        (PORT datac (751:751:751) (751:751:751))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (608:608:608) (608:608:608))
        (PORT dataf (964:964:964) (964:964:964))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w10_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2783:2783:2783) (2783:2783:2783))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2842:2842:2842) (2842:2842:2842))
        (PORT datab (2375:2375:2375) (2375:2375:2375))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (315:315:315) (315:315:315))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (934:934:934))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (906:906:906) (906:906:906))
        (PORT datae (213:213:213) (213:213:213))
        (PORT dataf (600:600:600) (600:600:600))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w10_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (970:970:970))
        (PORT datab (1360:1360:1360) (1360:1360:1360))
        (PORT datac (1014:1014:1014) (1014:1014:1014))
        (PORT datad (1701:1701:1701) (1701:1701:1701))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (762:762:762) (762:762:762))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1660:1660:1660) (1660:1660:1660))
        (PORT datac (826:826:826) (826:826:826))
        (PORT datad (1441:1441:1441) (1441:1441:1441))
        (PORT datae (881:881:881) (881:881:881))
        (PORT dataf (643:643:643) (643:643:643))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT adatasdata (867:867:867) (867:867:867))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluBSrcSelector\|inst2\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (733:733:733) (733:733:733))
        (PORT dataf (934:934:934) (934:934:934))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[43\]\~336\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (983:983:983) (983:983:983))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (934:934:934) (934:934:934))
        (PORT dataf (822:822:822) (822:822:822))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[73\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (283:283:283))
        (PORT datab (1028:1028:1028) (1028:1028:1028))
        (PORT datac (717:717:717) (717:717:717))
        (PORT datad (1082:1082:1082) (1082:1082:1082))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[105\]\~422\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (956:956:956) (956:956:956))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (678:678:678) (678:678:678))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[145\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (981:981:981))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT datac (868:868:868) (868:868:868))
        (PORT datad (1247:1247:1247) (1247:1247:1247))
        (PORT dataf (948:948:948) (948:948:948))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[1\]\~362\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (810:810:810))
        (PORT datab (1214:1214:1214) (1214:1214:1214))
        (PORT datac (308:308:308) (308:308:308))
        (PORT datad (236:236:236) (236:236:236))
        (PORT dataf (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[1\]\~365\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (864:864:864) (864:864:864))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (902:902:902) (902:902:902))
        (PORT datae (1265:1265:1265) (1265:1265:1265))
        (PORT dataf (814:814:814) (814:814:814))
        (PORT datag (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1109:1109:1109) (1109:1109:1109))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1590:1590:1590) (1590:1590:1590))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst1\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (279:279:279))
        (PORT dataf (1531:1531:1531) (1531:1531:1531))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1545:1545:1545) (1545:1545:1545))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (1944:1944:1944) (1944:1944:1944))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1769:1769:1769) (1769:1769:1769))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1279:1279:1279) (1279:1279:1279))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1972:1972:1972) (1972:1972:1972))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT adatasdata (1769:1769:1769) (1769:1769:1769))
        (PORT aclr (1860:1860:1860) (1860:1860:1860))
        (PORT ena (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2530:2530:2530) (2530:2530:2530))
        (PORT datab (1971:1971:1971) (1971:1971:1971))
        (PORT datac (277:277:277) (277:277:277))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (726:726:726) (726:726:726))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1273:1273:1273) (1273:1273:1273))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1959:1959:1959) (1959:1959:1959))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1253:1253:1253) (1253:1253:1253))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (2074:2074:2074) (2074:2074:2074))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT adatasdata (880:880:880) (880:880:880))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1730:1730:1730) (1730:1730:1730))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2285:2285:2285) (2285:2285:2285))
        (PORT datab (1628:1628:1628) (1628:1628:1628))
        (PORT datac (560:560:560) (560:560:560))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (632:632:632) (632:632:632))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1474:1474:1474) (1474:1474:1474))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2461:2461:2461) (2461:2461:2461))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (561:561:561) (561:561:561))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1371:1371:1371) (1371:1371:1371))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w1_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1960:1960:1960))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (629:629:629))
        (PORT datab (1262:1262:1262) (1262:1262:1262))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (586:586:586) (586:586:586))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (865:865:865) (865:865:865))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1215:1215:1215) (1215:1215:1215))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1686:1686:1686) (1686:1686:1686))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1659:1659:1659) (1659:1659:1659))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (1499:1499:1499) (1499:1499:1499))
        (PORT datac (1930:1930:1930) (1930:1930:1930))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (560:560:560) (560:560:560))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1477:1477:1477) (1477:1477:1477))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1948:1948:1948) (1948:1948:1948))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT adatasdata (1443:1443:1443) (1443:1443:1443))
        (PORT aclr (1921:1921:1921) (1921:1921:1921))
        (PORT ena (1632:1632:1632) (1632:1632:1632))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (557:557:557) (557:557:557))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1890:1890:1890) (1890:1890:1890))
        (PORT ena (1595:1595:1595) (1595:1595:1595))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1233:1233:1233) (1233:1233:1233))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1945:1945:1945) (1945:1945:1945))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1579:1579:1579))
        (PORT datab (278:278:278) (278:278:278))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (1835:1835:1835) (1835:1835:1835))
        (PORT datae (874:874:874) (874:874:874))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1236:1236:1236) (1236:1236:1236))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1235:1235:1235) (1235:1235:1235))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1628:1628:1628) (1628:1628:1628))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT adatasdata (1447:1447:1447) (1447:1447:1447))
        (PORT aclr (1919:1919:1919) (1919:1919:1919))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1820:1820:1820) (1820:1820:1820))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1488:1488:1488))
        (PORT datab (1784:1784:1784) (1784:1784:1784))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (557:557:557) (557:557:557))
        (PORT dataf (711:711:711) (711:711:711))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1221:1221:1221) (1221:1221:1221))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1634:1634:1634) (1634:1634:1634))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1402:1402:1402) (1402:1402:1402))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1888:1888:1888) (1888:1888:1888))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT adatasdata (1431:1431:1431) (1431:1431:1431))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (PORT ena (1828:1828:1828) (1828:1828:1828))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (1471:1471:1471) (1471:1471:1471))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (PORT ena (1859:1859:1859) (1859:1859:1859))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1555:1555:1555))
        (PORT datab (1499:1499:1499) (1499:1499:1499))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (351:351:351) (351:351:351))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (600:600:600) (600:600:600))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (1970:1970:1970))
        (PORT datab (2406:2406:2406) (2406:2406:2406))
        (PORT datac (699:699:699) (699:699:699))
        (PORT datad (244:244:244) (244:244:244))
        (PORT datae (781:781:781) (781:781:781))
        (PORT dataf (607:607:607) (607:607:607))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w1_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1309:1309:1309))
        (PORT datab (974:974:974) (974:974:974))
        (PORT datac (1119:1119:1119) (1119:1119:1119))
        (PORT datad (954:954:954) (954:954:954))
        (PORT datae (711:711:711) (711:711:711))
        (PORT dataf (697:697:697) (697:697:697))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1640:1640:1640) (1640:1640:1640))
        (PORT datac (1451:1451:1451) (1451:1451:1451))
        (PORT datad (1309:1309:1309) (1309:1309:1309))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (785:785:785) (785:785:785))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (866:866:866) (866:866:866))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[78\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1066:1066:1066) (1066:1066:1066))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (PORT dataf (1172:1172:1172) (1172:1172:1172))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[82\]\~358\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (291:291:291))
        (PORT datab (286:286:286) (286:286:286))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (PORT datae (1349:1349:1349) (1349:1349:1349))
        (PORT dataf (227:227:227) (227:227:227))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[82\]\~359\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (868:868:868))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (346:346:346) (346:346:346))
        (PORT dataf (843:843:843) (843:843:843))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[110\]\~371\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (340:340:340) (340:340:340))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[150\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (1092:1092:1092) (1092:1092:1092))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (1180:1180:1180) (1180:1180:1180))
        (PORT dataf (1078:1078:1078) (1078:1078:1078))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~322\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (728:728:728) (728:728:728))
        (PORT datac (1273:1273:1273) (1273:1273:1273))
        (PORT datad (892:892:892) (892:892:892))
        (PORT datae (673:673:673) (673:673:673))
        (PORT dataf (957:957:957) (957:957:957))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[22\]\~323\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1135:1135:1135))
        (PORT datab (874:874:874) (874:874:874))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (233:233:233) (233:233:233))
        (PORT dataf (496:496:496) (496:496:496))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[22\]\~298\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1622:1622:1622))
        (PORT datac (1698:1698:1698) (1698:1698:1698))
        (PORT datad (638:638:638) (638:638:638))
        (PORT datae (1783:1783:1783) (1783:1783:1783))
        (PORT dataf (2710:2710:2710) (2710:2710:2710))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2496:2496:2496))
        (PORT datab (2019:2019:2019) (2019:2019:2019))
        (PORT datac (361:361:361) (361:361:361))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (317:317:317) (317:317:317))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2129:2129:2129) (2129:2129:2129))
        (PORT datab (2053:2053:2053) (2053:2053:2053))
        (PORT datac (393:393:393) (393:393:393))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (223:223:223) (223:223:223))
        (PORT dataf (242:242:242) (242:242:242))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2582:2582:2582) (2582:2582:2582))
        (PORT datab (2255:2255:2255) (2255:2255:2255))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (359:359:359) (359:359:359))
        (PORT dataf (491:491:491) (491:491:491))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2043:2043:2043))
        (PORT datab (2324:2324:2324) (2324:2324:2324))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (690:690:690) (690:690:690))
        (PORT datae (601:601:601) (601:601:601))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2207:2207:2207))
        (PORT adatasdata (1234:1234:1234) (1234:1234:1234))
        (PORT aclr (1926:1926:1926) (1926:1926:1926))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (2041:2041:2041) (2041:2041:2041))
        (PORT datac (2628:2628:2628) (2628:2628:2628))
        (PORT datad (277:277:277) (277:277:277))
        (PORT datae (334:334:334) (334:334:334))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (2217:2217:2217) (2217:2217:2217))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (2308:2308:2308) (2308:2308:2308))
        (PORT datae (621:621:621) (621:621:621))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2322:2322:2322) (2322:2322:2322))
        (PORT datab (2351:2351:2351) (2351:2351:2351))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (341:341:341) (341:341:341))
        (PORT datae (660:660:660) (660:660:660))
        (PORT dataf (810:810:810) (810:810:810))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w22_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2082:2082:2082) (2082:2082:2082))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2372:2372:2372) (2372:2372:2372))
        (PORT datab (2303:2303:2303) (2303:2303:2303))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (329:329:329) (329:329:329))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (286:286:286))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (272:272:272) (272:272:272))
        (PORT datae (839:839:839) (839:839:839))
        (PORT dataf (914:914:914) (914:914:914))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w22_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1677:1677:1677))
        (PORT datab (1678:1678:1678) (1678:1678:1678))
        (PORT datac (1280:1280:1280) (1280:1280:1280))
        (PORT datad (824:824:824) (824:824:824))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (1677:1677:1677) (1677:1677:1677))
        (PORT datac (910:910:910) (910:910:910))
        (PORT datad (857:857:857) (857:857:857))
        (PORT dataf (1060:1060:1060) (1060:1060:1060))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (540:540:540) (540:540:540))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[54\]\~360\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1228:1228:1228))
        (PORT datab (1230:1230:1230) (1230:1230:1230))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (892:892:892) (892:892:892))
        (PORT dataf (1497:1497:1497) (1497:1497:1497))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[88\]\~395\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1454:1454:1454))
        (PORT datab (1510:1510:1510) (1510:1510:1510))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (233:233:233) (233:233:233))
        (PORT dataf (250:250:250) (250:250:250))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|_\~345\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (765:765:765))
        (PORT datad (1293:1293:1293) (1293:1293:1293))
        (PORT dataf (727:727:727) (727:727:727))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[92\]\~399\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (289:289:289))
        (PORT datab (1371:1371:1371) (1371:1371:1371))
        (PORT datac (1384:1384:1384) (1384:1384:1384))
        (PORT datad (545:545:545) (545:545:545))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[156\]\~400\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (682:682:682))
        (PORT datab (385:385:385) (385:385:385))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (227:227:227) (227:227:227))
        (PORT dataf (686:686:686) (686:686:686))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[148\]\~430\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1370:1370:1370))
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (571:571:571) (571:571:571))
        (PORT dataf (236:236:236) (236:236:236))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~352\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (710:710:710))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (670:670:670) (670:670:670))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (346:346:346) (346:346:346))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[4\]\~353\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1353:1353:1353))
        (PORT datab (267:267:267) (267:267:267))
        (PORT datac (911:911:911) (911:911:911))
        (PORT datad (235:235:235) (235:235:235))
        (PORT dataf (800:800:800) (800:800:800))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[3\]\~317\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1706:1706:1706))
        (PORT datab (1414:1414:1414) (1414:1414:1414))
        (PORT datac (569:569:569) (569:569:569))
        (PORT datad (2311:2311:2311) (2311:2311:2311))
        (PORT datae (1297:1297:1297) (1297:1297:1297))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (884:884:884) (884:884:884))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2072:2072:2072) (2072:2072:2072))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (865:865:865) (865:865:865))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT adatasdata (860:860:860) (860:860:860))
        (PORT aclr (1911:1911:1911) (1911:1911:1911))
        (PORT ena (2353:2353:2353) (2353:2353:2353))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (661:661:661) (661:661:661))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2340:2340:2340) (2340:2340:2340))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2026:2026:2026) (2026:2026:2026))
        (PORT datab (1738:1738:1738) (1738:1738:1738))
        (PORT datac (266:266:266) (266:266:266))
        (PORT datad (543:543:543) (543:543:543))
        (PORT dataf (542:542:542) (542:542:542))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2101:2101:2101) (2101:2101:2101))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (2229:2229:2229) (2229:2229:2229))
        (PORT datad (594:594:594) (594:594:594))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (505:505:505) (505:505:505))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1529:1529:1529))
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (1953:1953:1953) (1953:1953:1953))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (501:501:501) (501:501:501))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2018:2018:2018))
        (PORT datab (1845:1845:1845) (1845:1845:1845))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (359:359:359) (359:359:359))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2223:2223:2223))
        (PORT datab (1714:1714:1714) (1714:1714:1714))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (608:608:608) (608:608:608))
        (PORT datae (792:792:792) (792:792:792))
        (PORT dataf (797:797:797) (797:797:797))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1657:1657:1657))
        (PORT datab (2297:2297:2297) (2297:2297:2297))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (365:365:365) (365:365:365))
        (PORT datae (331:331:331) (331:331:331))
        (PORT dataf (323:323:323) (323:323:323))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w3_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2537:2537:2537) (2537:2537:2537))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2284:2284:2284))
        (PORT datab (2170:2170:2170) (2170:2170:2170))
        (PORT datac (610:610:610) (610:610:610))
        (PORT datad (567:567:567) (567:567:567))
        (PORT dataf (872:872:872) (872:872:872))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1038:1038:1038))
        (PORT datab (992:992:992) (992:992:992))
        (PORT datac (918:918:918) (918:918:918))
        (PORT datad (870:870:870) (870:870:870))
        (PORT dataf (321:321:321) (321:321:321))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2317:2317:2317) (2317:2317:2317))
        (PORT datab (1896:1896:1896) (1896:1896:1896))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w3_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (778:778:778) (778:778:778))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (959:959:959) (959:959:959))
        (PORT datae (853:853:853) (853:853:853))
        (PORT dataf (1021:1021:1021) (1021:1021:1021))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1735:1735:1735))
        (PORT datab (1465:1465:1465) (1465:1465:1465))
        (PORT datac (530:530:530) (530:530:530))
        (PORT datad (241:241:241) (241:241:241))
        (PORT dataf (684:684:684) (684:684:684))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT adatasdata (650:650:650) (650:650:650))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst5\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (PORT datad (619:619:619) (619:619:619))
        (PORT dataf (911:911:911) (911:911:911))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[120\]\~419\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (791:791:791))
        (PORT datab (890:890:890) (890:890:890))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (1299:1299:1299) (1299:1299:1299))
        (PORT dataf (720:720:720) (720:720:720))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[120\]\~420\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datac (729:729:729) (729:729:729))
        (PORT datad (837:837:837) (837:837:837))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[144\]\~433\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datac (1321:1321:1321) (1321:1321:1321))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (232:232:232) (232:232:232))
        (PORT dataf (904:904:904) (904:904:904))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[0\]\~340\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datac (352:352:352) (352:352:352))
        (PORT datad (741:741:741) (741:741:741))
        (PORT datae (249:249:249) (249:249:249))
        (PORT dataf (825:825:825) (825:825:825))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT adatasdata (952:952:952) (952:952:952))
        (PORT aclr (1891:1891:1891) (1891:1891:1891))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (1151:1151:1151) (1151:1151:1151))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (252:252:252) (252:252:252))
        (PORT dataf (1448:1448:1448) (1448:1448:1448))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1379:1379:1379) (1379:1379:1379))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1699:1699:1699) (1699:1699:1699))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst25\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (1386:1386:1386) (1386:1386:1386))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (1651:1651:1651) (1651:1651:1651))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1230:1230:1230) (1230:1230:1230))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst24\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1889:1889:1889) (1889:1889:1889))
        (PORT ena (1405:1405:1405) (1405:1405:1405))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst26\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1671:1671:1671) (1671:1671:1671))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1934:1934:1934) (1934:1934:1934))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2215:2215:2215) (2215:2215:2215))
        (PORT datab (1783:1783:1783) (1783:1783:1783))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (271:271:271) (271:271:271))
        (PORT datae (508:508:508) (508:508:508))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1467:1467:1467) (1467:1467:1467))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2315:2315:2315) (2315:2315:2315))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst29\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1466:1466:1466) (1466:1466:1466))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (1807:1807:1807) (1807:1807:1807))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst21\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1677:1677:1677) (1677:1677:1677))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1802:1802:1802) (1802:1802:1802))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst22\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1459:1459:1459) (1459:1459:1459))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1535:1535:1535) (1535:1535:1535))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst20\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1462:1462:1462) (1462:1462:1462))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1501:1501:1501) (1501:1501:1501))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst23\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (PORT adatasdata (1455:1455:1455) (1455:1455:1455))
        (PORT aclr (1934:1934:1934) (1934:1934:1934))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2218:2218:2218) (2218:2218:2218))
        (PORT datab (2437:2437:2437) (2437:2437:2437))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (245:245:245) (245:245:245))
        (PORT dataf (235:235:235) (235:235:235))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst30\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (PORT adatasdata (1466:1466:1466) (1466:1466:1466))
        (PORT aclr (1933:1933:1933) (1933:1933:1933))
        (PORT ena (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w0_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2483:2483:2483) (2483:2483:2483))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (628:628:628))
        (PORT datab (700:700:700) (700:700:700))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (578:578:578) (578:578:578))
        (PORT datae (323:323:323) (323:323:323))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT adatasdata (1663:1663:1663) (1663:1663:1663))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (1649:1649:1649) (1649:1649:1649))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1652:1652:1652) (1652:1652:1652))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1832:1832:1832) (1832:1832:1832))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1654:1654:1654) (1654:1654:1654))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1670:1670:1670) (1670:1670:1670))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT adatasdata (1654:1654:1654) (1654:1654:1654))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (1582:1582:1582) (1582:1582:1582))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1950:1950:1950))
        (PORT datab (2169:2169:2169) (2169:2169:2169))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (581:581:581) (581:581:581))
        (PORT datae (521:521:521) (521:521:521))
        (PORT dataf (494:494:494) (494:494:494))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst13\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1297:1297:1297) (1297:1297:1297))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1854:1854:1854) (1854:1854:1854))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst9\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1288:1288:1288) (1288:1288:1288))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1877:1877:1877) (1877:1877:1877))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1141:1141:1141) (1141:1141:1141))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst5\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1149:1149:1149) (1149:1149:1149))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1956:1956:1956) (1956:1956:1956))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2292:2292:2292))
        (PORT datab (2325:2325:2325) (2325:2325:2325))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (268:268:268) (268:268:268))
        (PORT datae (324:324:324) (324:324:324))
        (PORT dataf (324:324:324) (324:324:324))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst7\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1863:1863:1863) (1863:1863:1863))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst3\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (PORT adatasdata (1155:1155:1155) (1155:1155:1155))
        (PORT aclr (1920:1920:1920) (1920:1920:1920))
        (PORT ena (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst11\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT adatasdata (1082:1082:1082) (1082:1082:1082))
        (PORT aclr (1918:1918:1918) (1918:1918:1918))
        (PORT ena (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst15\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (PORT adatasdata (1861:1861:1861) (1861:1861:1861))
        (PORT aclr (1868:1868:1868) (1868:1868:1868))
        (PORT ena (1938:1938:1938) (1938:1938:1938))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2509:2509:2509) (2509:2509:2509))
        (PORT datab (2058:2058:2058) (2058:2058:2058))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (536:536:536) (536:536:536))
        (PORT dataf (833:833:833) (833:833:833))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1122:1122:1122) (1122:1122:1122))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst2\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1127:1127:1127) (1127:1127:1127))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst10\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1907:1907:1907) (1907:1907:1907))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst14\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1402:1402:1402) (1402:1402:1402))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (PORT adatasdata (1400:1400:1400) (1400:1400:1400))
        (PORT aclr (1924:1924:1924) (1924:1924:1924))
        (PORT ena (1936:1936:1936) (1936:1936:1936))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2005:2005:2005))
        (PORT datab (2051:2051:2051) (2051:2051:2051))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (644:644:644) (644:644:644))
        (PORT dataf (829:829:829) (829:829:829))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst4\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2149:2149:2149) (2149:2149:2149))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2149:2149:2149) (2149:2149:2149))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst12\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT adatasdata (1949:1949:1949) (1949:1949:1949))
        (PORT aclr (1938:1938:1938) (1938:1938:1938))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst8\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (PORT adatasdata (2148:2148:2148) (2148:2148:2148))
        (PORT aclr (1937:1937:1937) (1937:1937:1937))
        (PORT ena (1911:1911:1911) (1911:1911:1911))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2166:2166:2166))
        (PORT datab (2673:2673:2673) (2673:2673:2673))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (330:330:330) (330:330:330))
        (PORT dataf (218:218:218) (218:218:218))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2302:2302:2302) (2302:2302:2302))
        (PORT datab (2084:2084:2084) (2084:2084:2084))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (361:361:361) (361:361:361))
        (PORT datae (616:616:616) (616:616:616))
        (PORT dataf (893:893:893) (893:893:893))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w0_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1417:1417:1417))
        (PORT datab (1339:1339:1339) (1339:1339:1339))
        (PORT datac (591:591:591) (591:591:591))
        (PORT datad (677:677:677) (677:677:677))
        (PORT datae (981:981:981) (981:981:981))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (281:281:281))
        (PORT datab (1756:1756:1756) (1756:1756:1756))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (1203:1203:1203) (1203:1203:1203))
        (PORT dataf (715:715:715) (715:715:715))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (PORT adatasdata (658:658:658) (658:658:658))
        (PORT aclr (1904:1904:1904) (1904:1904:1904))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (PORT adatasdata (1632:1632:1632) (1632:1632:1632))
        (PORT aclr (1929:1929:1929) (1929:1929:1929))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[0\]\~303\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (879:879:879))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datac (1593:1593:1593) (1593:1593:1593))
        (PORT datad (1888:1888:1888) (1888:1888:1888))
        (PORT dataf (1390:1390:1390) (1390:1390:1390))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (2092:2092:2092))
        (PORT datab (2282:2282:2282) (2282:2282:2282))
        (PORT datac (529:529:529) (529:529:529))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (237:237:237) (237:237:237))
        (PORT dataf (238:238:238) (238:238:238))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w0_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2053:2053:2053))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (733:733:733) (733:733:733))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (860:860:860) (860:860:860))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2411:2411:2411) (2411:2411:2411))
        (PORT datab (1759:1759:1759) (1759:1759:1759))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (507:507:507) (507:507:507))
        (PORT dataf (601:601:601) (601:601:601))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1966:1966:1966))
        (PORT datab (1797:1797:1797) (1797:1797:1797))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (235:235:235) (235:235:235))
        (PORT dataf (309:309:309) (309:309:309))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1952:1952:1952))
        (PORT datab (1550:1550:1550) (1550:1550:1550))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (371:371:371) (371:371:371))
        (PORT datae (343:343:343) (343:343:343))
        (PORT dataf (310:310:310) (310:310:310))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1350:1350:1350))
        (PORT datab (1686:1686:1686) (1686:1686:1686))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (332:332:332) (332:332:332))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1783:1783:1783))
        (PORT datab (1739:1739:1739) (1739:1739:1739))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (682:682:682) (682:682:682))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (647:647:647) (647:647:647))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1950:1950:1950))
        (PORT datab (1551:1551:1551) (1551:1551:1551))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (541:541:541) (541:541:541))
        (PORT dataf (834:834:834) (834:834:834))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1736:1736:1736))
        (PORT datab (2561:2561:2561) (2561:2561:2561))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (701:701:701) (701:701:701))
        (PORT datae (657:657:657) (657:657:657))
        (PORT dataf (898:898:898) (898:898:898))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w0_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (898:898:898) (898:898:898))
        (PORT datae (828:828:828) (828:828:828))
        (PORT dataf (592:592:592) (592:592:592))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1639:1639:1639) (1639:1639:1639))
        (PORT datab (641:641:641) (641:641:641))
        (PORT datac (870:870:870) (870:870:870))
        (PORT datad (1276:1276:1276) (1276:1276:1276))
        (PORT dataf (815:815:815) (815:815:815))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (553:553:553) (553:553:553))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (365:365:365) (365:365:365))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[45\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (983:983:983) (983:983:983))
        (PORT datac (913:913:913) (913:913:913))
        (PORT datad (940:940:940) (940:940:940))
        (PORT dataf (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~379\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1031:1031:1031))
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (1026:1026:1026) (1026:1026:1026))
        (PORT dataf (1232:1232:1232) (1232:1232:1232))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[79\]\~380\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1169:1169:1169))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (347:347:347) (347:347:347))
        (PORT dataf (1161:1161:1161) (1161:1161:1161))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst8\|lpm_clshift_component\|auto_generated\|sbit_w\[107\]\~390\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (1017:1017:1017))
        (PORT datab (1561:1561:1561) (1561:1561:1561))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (849:849:849) (849:849:849))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst9\|inst\|lpm_clshift_component\|auto_generated\|sbit_w\[147\]\~347\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (1026:1026:1026) (1026:1026:1026))
        (PORT datac (888:888:888) (888:888:888))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (PORT dataf (1260:1260:1260) (1260:1260:1260))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[3\]\~359\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (811:811:811))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (948:948:948) (948:948:948))
        (PORT datad (276:276:276) (276:276:276))
        (PORT dataf (878:878:878) (878:878:878))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[3\]\~369\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (848:848:848) (848:848:848))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (PORT datae (1634:1634:1634) (1634:1634:1634))
        (PORT dataf (827:827:827) (827:827:827))
        (PORT datag (338:338:338) (338:338:338))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1898:1898:1898) (1898:1898:1898))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst1\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (2598:2598:2598) (2598:2598:2598))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst19\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (1168:1168:1168) (1168:1168:1168))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst23\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (647:647:647) (647:647:647))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (1392:1392:1392) (1392:1392:1392))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst27\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (PORT adatasdata (1888:1888:1888) (1888:1888:1888))
        (PORT aclr (1936:1936:1936) (1936:1936:1936))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1899:1899:1899) (1899:1899:1899))
        (PORT datab (2297:2297:2297) (2297:2297:2297))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (341:341:341) (341:341:341))
        (PORT dataf (223:223:223) (223:223:223))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (2071:2071:2071) (2071:2071:2071))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (1952:1952:1952))
        (PORT datab (1740:1740:1740) (1740:1740:1740))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (542:542:542) (542:542:542))
        (PORT datae (511:511:511) (511:511:511))
        (PORT dataf (510:510:510) (510:510:510))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (292:292:292))
        (PORT datab (1734:1734:1734) (1734:1734:1734))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (PORT datad (698:698:698) (698:698:698))
        (PORT datae (646:646:646) (646:646:646))
        (PORT dataf (857:857:857) (857:857:857))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (1864:1864:1864))
        (PORT datab (1733:1733:1733) (1733:1733:1733))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (551:551:551) (551:551:551))
        (PORT datae (543:543:543) (543:543:543))
        (PORT dataf (551:551:551) (551:551:551))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1429:1429:1429))
        (PORT datab (1726:1726:1726) (1726:1726:1726))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (616:616:616) (616:616:616))
        (PORT dataf (613:613:613) (613:613:613))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1869:1869:1869))
        (PORT datab (1730:1730:1730) (1730:1730:1730))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (1019:1019:1019) (1019:1019:1019))
        (PORT dataf (988:988:988) (988:988:988))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1953:1953:1953))
        (PORT datab (2082:2082:2082) (2082:2082:2082))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (500:500:500) (500:500:500))
        (PORT dataf (210:210:210) (210:210:210))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT adatasdata (1405:1405:1405) (1405:1405:1405))
        (PORT aclr (1928:1928:1928) (1928:1928:1928))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w2_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1920:1920:1920) (1920:1920:1920))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2094:2094:2094))
        (PORT datab (283:283:283) (283:283:283))
        (PORT datac (2435:2435:2435) (2435:2435:2435))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (571:571:571) (571:571:571))
        (PORT dataf (319:319:319) (319:319:319))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (952:952:952))
        (PORT datab (931:931:931) (931:931:931))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (364:364:364) (364:364:364))
        (PORT datae (494:494:494) (494:494:494))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w2_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1001:1001:1001))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (1431:1431:1431) (1431:1431:1431))
        (PORT datae (602:602:602) (602:602:602))
        (PORT dataf (961:961:961) (961:961:961))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[2\]\~316\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1147:1147:1147))
        (PORT datab (2325:2325:2325) (2325:2325:2325))
        (PORT datac (1425:1425:1425) (1425:1425:1425))
        (PORT datad (1558:1558:1558) (1558:1558:1558))
        (PORT dataf (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (935:935:935))
        (PORT datab (1226:1226:1226) (1226:1226:1226))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (1042:1042:1042) (1042:1042:1042))
        (PORT dataf (645:645:645) (645:645:645))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1925:1925:1925) (1925:1925:1925))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (270:270:270))
        (PORT datad (877:877:877) (877:877:877))
        (PORT dataf (838:838:838) (838:838:838))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[2\]\~335\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (1215:1215:1215) (1215:1215:1215))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (898:898:898) (898:898:898))
        (PORT dataf (335:335:335) (335:335:335))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[2\]\~373\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (977:977:977))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (625:625:625) (625:625:625))
        (PORT datae (800:800:800) (800:800:800))
        (PORT dataf (830:830:830) (830:830:830))
        (PORT datag (944:944:944) (944:944:944))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
        (IOPATH datag combout (246:246:246) (246:246:246))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT adatasdata (571:571:571) (571:571:571))
        (PORT aclr (1902:1902:1902) (1902:1902:1902))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[1\]\~308\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1320:1320:1320))
        (PORT datab (2399:2399:2399) (2399:2399:2399))
        (PORT datac (649:649:649) (649:649:649))
        (PORT datad (1270:1270:1270) (1270:1270:1270))
        (PORT dataf (599:599:599) (599:599:599))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (571:571:571) (571:571:571))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst17\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1621:1621:1621) (1621:1621:1621))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (567:567:567) (567:567:567))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst18\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1417:1417:1417) (1417:1417:1417))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst16\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (PORT adatasdata (890:890:890) (890:890:890))
        (PORT aclr (1897:1897:1897) (1897:1897:1897))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst1\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (577:577:577) (577:577:577))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst19\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1900:1900:1900) (1900:1900:1900))
        (PORT ena (1387:1387:1387) (1387:1387:1387))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1731:1731:1731))
        (PORT datab (1856:1856:1856) (1856:1856:1856))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (222:222:222) (222:222:222))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l1_w1_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (261:261:261))
        (PORT dataf (1946:1946:1946) (1946:1946:1946))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2242:2242:2242))
        (PORT datab (2103:2103:2103) (2103:2103:2103))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (563:563:563) (563:563:563))
        (PORT datae (634:634:634) (634:634:634))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst28\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (PORT adatasdata (1258:1258:1258) (1258:1258:1258))
        (PORT aclr (1875:1875:1875) (1875:1875:1875))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1392:1392:1392))
        (PORT datab (1552:1552:1552) (1552:1552:1552))
        (PORT datac (690:690:690) (690:690:690))
        (PORT datad (571:571:571) (571:571:571))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (229:229:229) (229:229:229))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2130:2130:2130))
        (PORT datab (2062:2062:2062) (2062:2062:2062))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (273:273:273) (273:273:273))
        (PORT datae (726:726:726) (726:726:726))
        (PORT dataf (239:239:239) (239:239:239))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (400:400:400))
        (PORT datab (2274:2274:2274) (2274:2274:2274))
        (PORT datac (2318:2318:2318) (2318:2318:2318))
        (PORT datad (266:266:266) (266:266:266))
        (PORT datae (625:625:625) (625:625:625))
        (PORT dataf (815:815:815) (815:815:815))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2308:2308:2308))
        (PORT datab (2338:2338:2338) (2338:2338:2338))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (557:557:557) (557:557:557))
        (PORT dataf (709:709:709) (709:709:709))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2398:2398:2398))
        (PORT datab (2580:2580:2580) (2580:2580:2580))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (317:317:317) (317:317:317))
        (PORT dataf (635:635:635) (635:635:635))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (287:287:287))
        (PORT datab (2281:2281:2281) (2281:2281:2281))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (2513:2513:2513) (2513:2513:2513))
        (PORT datae (553:553:553) (553:553:553))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2423:2423:2423))
        (PORT datab (1825:1825:1825) (1825:1825:1825))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (257:257:257) (257:257:257))
        (PORT datae (788:788:788) (788:788:788))
        (PORT dataf (680:680:680) (680:680:680))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|55\|auto_generated\|l5_w1_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datab (1113:1113:1113) (1113:1113:1113))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (358:358:358) (358:358:358))
        (PORT datae (644:644:644) (644:644:644))
        (PORT dataf (616:616:616) (616:616:616))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst8\|Y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (838:838:838))
        (PORT datab (1562:1562:1562) (1562:1562:1562))
        (PORT datac (1534:1534:1534) (1534:1534:1534))
        (PORT datad (1309:1309:1309) (1309:1309:1309))
        (PORT dataf (904:904:904) (904:904:904))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (648:648:648) (648:648:648))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst16\|inst1\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (PORT adatasdata (1016:1016:1016) (1016:1016:1016))
        (PORT aclr (1906:1906:1906) (1906:1906:1906))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[4\]\~310\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1313:1313:1313) (1313:1313:1313))
        (PORT datac (1582:1582:1582) (1582:1582:1582))
        (PORT datad (2050:2050:2050) (2050:2050:2050))
        (PORT datae (1060:1060:1060) (1060:1060:1060))
        (PORT dataf (1381:1381:1381) (1381:1381:1381))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w4_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1935:1935:1935) (1935:1935:1935))
        (PORT dataf (327:327:327) (327:327:327))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2283:2283:2283))
        (PORT datab (1625:1625:1625) (1625:1625:1625))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (897:897:897) (897:897:897))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (827:827:827) (827:827:827))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1434:1434:1434))
        (PORT datab (1288:1288:1288) (1288:1288:1288))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (568:568:568) (568:568:568))
        (PORT datae (837:837:837) (837:837:837))
        (PORT dataf (535:535:535) (535:535:535))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2499:2499:2499) (2499:2499:2499))
        (PORT datab (1877:1877:1877) (1877:1877:1877))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (600:600:600) (600:600:600))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1967:1967:1967) (1967:1967:1967))
        (PORT datab (2161:2161:2161) (2161:2161:2161))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (270:270:270) (270:270:270))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1919:1919:1919))
        (PORT datab (1829:1829:1829) (1829:1829:1829))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (263:263:263) (263:263:263))
        (PORT datae (544:544:544) (544:544:544))
        (PORT dataf (503:503:503) (503:503:503))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1839:1839:1839) (1839:1839:1839))
        (PORT datab (274:274:274) (274:274:274))
        (PORT datac (1877:1877:1877) (1877:1877:1877))
        (PORT datad (643:643:643) (643:643:643))
        (PORT datae (648:648:648) (648:648:648))
        (PORT dataf (626:626:626) (626:626:626))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1919:1919:1919))
        (PORT datab (1831:1831:1831) (1831:1831:1831))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datad (256:256:256) (256:256:256))
        (PORT datae (613:613:613) (613:613:613))
        (PORT dataf (765:765:765) (765:765:765))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1491:1491:1491))
        (PORT datab (1777:1777:1777) (1777:1777:1777))
        (PORT datac (255:255:255) (255:255:255))
        (PORT datad (443:443:443) (443:443:443))
        (PORT datae (327:327:327) (327:327:327))
        (PORT dataf (639:639:639) (639:639:639))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (1796:1796:1796))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (2459:2459:2459) (2459:2459:2459))
        (PORT datae (338:338:338) (338:338:338))
        (PORT dataf (854:854:854) (854:854:854))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w4_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datab (1140:1140:1140) (1140:1140:1140))
        (PORT datac (344:344:344) (344:344:344))
        (PORT datad (853:853:853) (853:853:853))
        (PORT datae (826:826:826) (826:826:826))
        (PORT dataf (566:566:566) (566:566:566))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1155:1155:1155) (1155:1155:1155))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (PORT datae (1217:1217:1217) (1217:1217:1217))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst14\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (PORT adatasdata (664:664:664) (664:664:664))
        (PORT aclr (1914:1914:1914) (1914:1914:1914))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|AluASrcSelector\|inst3\|inst7\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (880:880:880) (880:880:880))
        (PORT dataf (1159:1159:1159) (1159:1159:1159))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[16\]\~291\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1032:1032:1032))
        (PORT datad (969:969:969) (969:969:969))
        (PORT dataf (898:898:898) (898:898:898))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~300\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (752:752:752) (752:752:752))
        (PORT datad (944:944:944) (944:944:944))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~388\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (691:691:691) (691:691:691))
        (PORT datad (301:301:301) (301:301:301))
        (PORT datae (727:727:727) (727:727:727))
        (PORT dataf (745:745:745) (745:745:745))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~389\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (909:909:909))
        (PORT datab (282:282:282) (282:282:282))
        (PORT datac (663:663:663) (663:663:663))
        (PORT datad (870:870:870) (870:870:870))
        (PORT dataf (880:880:880) (880:880:880))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~325\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (882:882:882) (882:882:882))
        (PORT datad (875:875:875) (875:875:875))
        (PORT dataf (655:655:655) (655:655:655))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst12\|inst2\|Y\[23\]\~326\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (737:737:737))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (626:626:626) (626:626:626))
        (PORT datad (259:259:259) (259:259:259))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (729:729:729))
        (PORT datab (713:713:713) (713:713:713))
        (PORT datac (250:250:250) (250:250:250))
        (PORT datad (245:245:245) (245:245:245))
        (PORT datae (318:318:318) (318:318:318))
        (PORT dataf (219:219:219) (219:219:219))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (1148:1148:1148) (1148:1148:1148))
        (PORT datad (223:223:223) (223:223:223))
        (PORT dataf (240:240:240) (240:240:240))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1578:1578:1578))
        (PORT datab (1303:1303:1303) (1303:1303:1303))
        (PORT datac (262:262:262) (262:262:262))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (222:222:222) (222:222:222))
        (PORT dataf (220:220:220) (220:220:220))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (993:993:993))
        (PORT datab (906:906:906) (906:906:906))
        (PORT datac (915:915:915) (915:915:915))
        (PORT datad (680:680:680) (680:680:680))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (777:777:777) (777:777:777))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (992:992:992))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (1209:1209:1209) (1209:1209:1209))
        (PORT datad (862:862:862) (862:862:862))
        (PORT dataf (774:774:774) (774:774:774))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1095:1095:1095))
        (PORT datab (1221:1221:1221) (1221:1221:1221))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (208:208:208) (208:208:208))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (336:336:336) (336:336:336))
        (PORT dataf (826:826:826) (826:826:826))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (834:834:834) (834:834:834))
        (PORT datae (916:916:916) (916:916:916))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\~294\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1221:1221:1221))
        (PORT datab (1341:1341:1341) (1341:1341:1341))
        (PORT datac (1905:1905:1905) (1905:1905:1905))
        (PORT datad (238:238:238) (238:238:238))
        (PORT dataf (1409:1409:1409) (1409:1409:1409))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2083:2083:2083))
        (PORT datab (284:284:284) (284:284:284))
        (PORT datac (2067:2067:2067) (2067:2067:2067))
        (PORT datad (657:657:657) (657:657:657))
        (PORT datae (587:587:587) (587:587:587))
        (PORT dataf (746:746:746) (746:746:746))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l1_w25_n0_mux_dataout\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2184:2184:2184) (2184:2184:2184))
        (PORT dataf (226:226:226) (226:226:226))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1075:1075:1075))
        (PORT datab (730:730:730) (730:730:730))
        (PORT datac (274:274:274) (274:274:274))
        (PORT datad (253:253:253) (253:253:253))
        (PORT datae (488:488:488) (488:488:488))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1931:1931:1931) (1931:1931:1931))
        (PORT datab (2041:2041:2041) (2041:2041:2041))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (260:260:260) (260:260:260))
        (PORT datae (325:325:325) (325:325:325))
        (PORT dataf (577:577:577) (577:577:577))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2094:2094:2094) (2094:2094:2094))
        (PORT datab (2363:2363:2363) (2363:2363:2363))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (379:379:379) (379:379:379))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (388:388:388) (388:388:388))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|Regs\|inst6\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (PORT adatasdata (2072:2072:2072) (2072:2072:2072))
        (PORT aclr (1923:1923:1923) (1923:1923:1923))
        (PORT ena (2678:2678:2678) (2678:2678:2678))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1427:1427:1427) (1427:1427:1427))
        (PORT datab (1603:1603:1603) (1603:1603:1603))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (660:660:660) (660:660:660))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1761:1761:1761))
        (PORT datab (2000:2000:2000) (2000:2000:2000))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (267:267:267) (267:267:267))
        (PORT datae (230:230:230) (230:230:230))
        (PORT dataf (320:320:320) (320:320:320))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1790:1790:1790) (1790:1790:1790))
        (PORT datab (1329:1329:1329) (1329:1329:1329))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (261:261:261) (261:261:261))
        (PORT datae (689:689:689) (689:689:689))
        (PORT dataf (617:617:617) (617:617:617))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1862:1862:1862) (1862:1862:1862))
        (PORT datab (1736:1736:1736) (1736:1736:1736))
        (PORT datac (424:424:424) (424:424:424))
        (PORT datad (663:663:663) (663:663:663))
        (PORT datae (614:614:614) (614:614:614))
        (PORT dataf (809:809:809) (809:809:809))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2241:2241:2241))
        (PORT datab (1882:1882:1882) (1882:1882:1882))
        (PORT datac (584:584:584) (584:584:584))
        (PORT datad (656:656:656) (656:656:656))
        (PORT datae (798:798:798) (798:798:798))
        (PORT dataf (803:803:803) (803:803:803))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|Regs\|54\|auto_generated\|l5_w25_n0_mux_dataout\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (754:754:754) (754:754:754))
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (748:748:748) (748:748:748))
        (PORT datae (826:826:826) (826:826:826))
        (PORT dataf (204:204:204) (204:204:204))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst7\|Y\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (271:271:271))
        (PORT datac (1446:1446:1446) (1446:1446:1446))
        (PORT datad (1073:1073:1073) (1073:1073:1073))
        (PORT datae (255:255:255) (255:255:255))
        (PORT dataf (706:706:706) (706:706:706))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (920:920:920))
        (PORT datab (729:729:729) (729:729:729))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (254:254:254) (254:254:254))
        (PORT datae (597:597:597) (597:597:597))
        (PORT dataf (216:216:216) (216:216:216))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (896:896:896))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (265:265:265) (265:265:265))
        (PORT datae (234:234:234) (234:234:234))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (655:655:655))
        (PORT datac (258:258:258) (258:258:258))
        (PORT datae (339:339:339) (339:339:339))
        (PORT dataf (331:331:331) (331:331:331))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (678:678:678))
        (PORT datac (669:669:669) (669:669:669))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (227:227:227) (227:227:227))
        (PORT dataf (211:211:211) (211:211:211))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (280:280:280))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (258:258:258) (258:258:258))
        (PORT datae (221:221:221) (221:221:221))
        (PORT dataf (215:215:215) (215:215:215))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (276:276:276))
        (PORT datab (260:260:260) (260:260:260))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (229:229:229) (229:229:229))
        (PORT dataf (212:212:212) (212:212:212))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datac (905:905:905) (905:905:905))
        (PORT datad (1031:1031:1031) (1031:1031:1031))
        (PORT datae (233:233:233) (233:233:233))
        (PORT dataf (214:214:214) (214:214:214))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (277:277:277))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (639:639:639) (639:639:639))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (919:919:919))
        (PORT datab (837:837:837) (837:837:837))
        (PORT datac (1031:1031:1031) (1031:1031:1031))
        (PORT datad (1083:1083:1083) (1083:1083:1083))
        (PORT datae (231:231:231) (231:231:231))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1263:1263:1263))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (1164:1164:1164) (1164:1164:1164))
        (PORT datad (1092:1092:1092) (1092:1092:1092))
        (PORT datae (839:839:839) (839:839:839))
        (PORT dataf (986:986:986) (986:986:986))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (895:895:895))
        (PORT datab (566:566:566) (566:566:566))
        (PORT datac (820:820:820) (820:820:820))
        (PORT datad (804:804:804) (804:804:804))
        (PORT datae (812:812:812) (812:812:812))
        (PORT dataf (1098:1098:1098) (1098:1098:1098))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (589:589:589))
        (PORT datac (245:245:245) (245:245:245))
        (PORT datad (247:247:247) (247:247:247))
        (PORT datae (241:241:241) (241:241:241))
        (PORT dataf (225:225:225) (225:225:225))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (384:384:384))
        (PORT datac (1335:1335:1335) (1335:1335:1335))
        (PORT datad (693:693:693) (693:693:693))
        (PORT datae (1159:1159:1159) (1159:1159:1159))
        (PORT dataf (1152:1152:1152) (1152:1152:1152))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (639:639:639))
        (PORT datab (999:999:999) (999:999:999))
        (PORT datac (862:862:862) (862:862:862))
        (PORT datad (636:636:636) (636:636:636))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (510:510:510) (510:510:510))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|IsZero\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (831:831:831))
        (PORT datab (622:622:622) (622:622:622))
        (PORT datac (526:526:526) (526:526:526))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (PORT datae (545:545:545) (545:545:545))
        (PORT dataf (217:217:217) (217:217:217))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|BRANCH\~2DUPLICATE\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (677:677:677) (677:677:677))
        (PORT datac (252:252:252) (252:252:252))
        (PORT datad (687:687:687) (687:687:687))
        (PORT datae (1178:1178:1178) (1178:1178:1178))
        (PORT dataf (233:233:233) (233:233:233))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (406:406:406))
        (PORT datab (1422:1422:1422) (1422:1422:1422))
        (PORT datac (839:839:839) (839:839:839))
        (PORT datad (5437:5437:5437) (5437:5437:5437))
        (PORT dataf (652:652:652) (652:652:652))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (PORT ena (1460:1460:1460) (1460:1460:1460))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3069:3069:3069) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2649:2649:2649))
        (PORT d[1] (3228:3228:3228) (3228:3228:3228))
        (PORT d[2] (3124:3124:3124) (3124:3124:3124))
        (PORT d[3] (3584:3584:3584) (3584:3584:3584))
        (PORT d[4] (3006:3006:3006) (3006:3006:3006))
        (PORT d[5] (3183:3183:3183) (3183:3183:3183))
        (PORT d[6] (3473:3473:3473) (3473:3473:3473))
        (PORT d[7] (3777:3777:3777) (3777:3777:3777))
        (PORT d[8] (3626:3626:3626) (3626:3626:3626))
        (PORT d[9] (3243:3243:3243) (3243:3243:3243))
        (PORT d[10] (3029:3029:3029) (3029:3029:3029))
        (PORT d[11] (2488:2488:2488) (2488:2488:2488))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (3069:3069:3069) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (3069:3069:3069) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a489\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3221:3221:3221))
        (PORT d[1] (3604:3604:3604) (3604:3604:3604))
        (PORT d[2] (3502:3502:3502) (3502:3502:3502))
        (PORT d[3] (4773:4773:4773) (4773:4773:4773))
        (PORT d[4] (3308:3308:3308) (3308:3308:3308))
        (PORT d[5] (3218:3218:3218) (3218:3218:3218))
        (PORT d[6] (3720:3720:3720) (3720:3720:3720))
        (PORT d[7] (3410:3410:3410) (3410:3410:3410))
        (PORT d[8] (2980:2980:2980) (2980:2980:2980))
        (PORT d[9] (3598:3598:3598) (3598:3598:3598))
        (PORT d[10] (2700:2700:2700) (2700:2700:2700))
        (PORT d[11] (2825:2825:2825) (2825:2825:2825))
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2059:2059:2059) (2059:2059:2059))
        (PORT d[0] (2806:2806:2806) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a425\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3094:3094:3094) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2855:2855:2855))
        (PORT d[1] (3656:3656:3656) (3656:3656:3656))
        (PORT d[2] (3629:3629:3629) (3629:3629:3629))
        (PORT d[3] (3643:3643:3643) (3643:3643:3643))
        (PORT d[4] (3593:3593:3593) (3593:3593:3593))
        (PORT d[5] (2981:2981:2981) (2981:2981:2981))
        (PORT d[6] (3587:3587:3587) (3587:3587:3587))
        (PORT d[7] (3690:3690:3690) (3690:3690:3690))
        (PORT d[8] (3082:3082:3082) (3082:3082:3082))
        (PORT d[9] (3112:3112:3112) (3112:3112:3112))
        (PORT d[10] (2893:2893:2893) (2893:2893:2893))
        (PORT d[11] (2848:2848:2848) (2848:2848:2848))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3094:3094:3094) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3094:3094:3094) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1534:1534:1534) (1534:1534:1534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2180:2180:2180))
        (PORT d[1] (2886:2886:2886) (2886:2886:2886))
        (PORT d[2] (1881:1881:1881) (1881:1881:1881))
        (PORT d[3] (2136:2136:2136) (2136:2136:2136))
        (PORT d[4] (2267:2267:2267) (2267:2267:2267))
        (PORT d[5] (2016:2016:2016) (2016:2016:2016))
        (PORT d[6] (2441:2441:2441) (2441:2441:2441))
        (PORT d[7] (2453:2453:2453) (2453:2453:2453))
        (PORT d[8] (1908:1908:1908) (1908:1908:1908))
        (PORT d[9] (1289:1289:1289) (1289:1289:1289))
        (PORT d[10] (2487:2487:2487) (2487:2487:2487))
        (PORT d[11] (1639:1639:1639) (1639:1639:1639))
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT ena (1534:1534:1534) (1534:1534:1534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2066:2066:2066) (2066:2066:2066))
        (PORT d[0] (1534:1534:1534) (1534:1534:1534))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a457\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1989:1989:1989))
        (PORT datab (2068:2068:2068) (2068:2068:2068))
        (PORT datac (1390:1390:1390) (1390:1390:1390))
        (PORT datad (1352:1352:1352) (1352:1352:1352))
        (PORT datae (1972:1972:1972) (1972:1972:1972))
        (PORT dataf (783:783:783) (783:783:783))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1937:1937:1937) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2646:2646:2646))
        (PORT d[1] (3302:3302:3302) (3302:3302:3302))
        (PORT d[2] (2495:2495:2495) (2495:2495:2495))
        (PORT d[3] (2218:2218:2218) (2218:2218:2218))
        (PORT d[4] (3165:3165:3165) (3165:3165:3165))
        (PORT d[5] (3190:3190:3190) (3190:3190:3190))
        (PORT d[6] (2535:2535:2535) (2535:2535:2535))
        (PORT d[7] (2374:2374:2374) (2374:2374:2374))
        (PORT d[8] (2435:2435:2435) (2435:2435:2435))
        (PORT d[9] (1985:1985:1985) (1985:1985:1985))
        (PORT d[10] (2188:2188:2188) (2188:2188:2188))
        (PORT d[11] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (1937:1937:1937) (1937:1937:1937))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (1937:1937:1937) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (1265:1265:1265) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2191:2191:2191))
        (PORT d[1] (2880:2880:2880) (2880:2880:2880))
        (PORT d[2] (2203:2203:2203) (2203:2203:2203))
        (PORT d[3] (2179:2179:2179) (2179:2179:2179))
        (PORT d[4] (2258:2258:2258) (2258:2258:2258))
        (PORT d[5] (2045:2045:2045) (2045:2045:2045))
        (PORT d[6] (2451:2451:2451) (2451:2451:2451))
        (PORT d[7] (2533:2533:2533) (2533:2533:2533))
        (PORT d[8] (1952:1952:1952) (1952:1952:1952))
        (PORT d[9] (2199:2199:2199) (2199:2199:2199))
        (PORT d[10] (2497:2497:2497) (2497:2497:2497))
        (PORT d[11] (3233:3233:3233) (3233:3233:3233))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (1265:1265:1265) (1265:1265:1265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (1265:1265:1265) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2599:2599:2599) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3002:3002:3002) (3002:3002:3002))
        (PORT d[1] (3638:3638:3638) (3638:3638:3638))
        (PORT d[2] (3483:3483:3483) (3483:3483:3483))
        (PORT d[3] (5139:5139:5139) (5139:5139:5139))
        (PORT d[4] (3537:3537:3537) (3537:3537:3537))
        (PORT d[5] (3578:3578:3578) (3578:3578:3578))
        (PORT d[6] (4055:4055:4055) (4055:4055:4055))
        (PORT d[7] (3353:3353:3353) (3353:3353:3353))
        (PORT d[8] (3244:3244:3244) (3244:3244:3244))
        (PORT d[9] (3326:3326:3326) (3326:3326:3326))
        (PORT d[10] (2973:2973:2973) (2973:2973:2973))
        (PORT d[11] (2860:2860:2860) (2860:2860:2860))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (2599:2599:2599) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (2599:2599:2599) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3162:3162:3162) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2882:2882:2882))
        (PORT d[1] (3018:3018:3018) (3018:3018:3018))
        (PORT d[2] (2775:2775:2775) (2775:2775:2775))
        (PORT d[3] (3608:3608:3608) (3608:3608:3608))
        (PORT d[4] (3329:3329:3329) (3329:3329:3329))
        (PORT d[5] (3221:3221:3221) (3221:3221:3221))
        (PORT d[6] (2994:2994:2994) (2994:2994:2994))
        (PORT d[7] (3487:3487:3487) (3487:3487:3487))
        (PORT d[8] (3211:3211:3211) (3211:3211:3211))
        (PORT d[9] (3142:3142:3142) (3142:3142:3142))
        (PORT d[10] (2829:2829:2829) (2829:2829:2829))
        (PORT d[11] (2857:2857:2857) (2857:2857:2857))
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT ena (3162:3162:3162) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2076:2076:2076) (2076:2076:2076))
        (PORT d[0] (3162:3162:3162) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a169\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1986:1986:1986) (1986:1986:1986))
        (PORT datab (2061:2061:2061) (2061:2061:2061))
        (PORT datac (846:846:846) (846:846:846))
        (PORT datad (876:876:876) (876:876:876))
        (PORT datae (1928:1928:1928) (1928:1928:1928))
        (PORT dataf (1787:1787:1787) (1787:1787:1787))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2301:2301:2301))
        (PORT d[1] (2474:2474:2474) (2474:2474:2474))
        (PORT d[2] (2153:2153:2153) (2153:2153:2153))
        (PORT d[3] (2819:2819:2819) (2819:2819:2819))
        (PORT d[4] (2844:2844:2844) (2844:2844:2844))
        (PORT d[5] (2421:2421:2421) (2421:2421:2421))
        (PORT d[6] (2587:2587:2587) (2587:2587:2587))
        (PORT d[7] (2706:2706:2706) (2706:2706:2706))
        (PORT d[8] (2692:2692:2692) (2692:2692:2692))
        (PORT d[9] (3809:3809:3809) (3809:3809:3809))
        (PORT d[10] (2230:2230:2230) (2230:2230:2230))
        (PORT d[11] (2596:2596:2596) (2596:2596:2596))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2035:2035:2035) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2084:2084:2084) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3423:3423:3423))
        (PORT d[1] (2333:2333:2333) (2333:2333:2333))
        (PORT d[2] (2636:2636:2636) (2636:2636:2636))
        (PORT d[3] (2754:2754:2754) (2754:2754:2754))
        (PORT d[4] (2319:2319:2319) (2319:2319:2319))
        (PORT d[5] (3147:3147:3147) (3147:3147:3147))
        (PORT d[6] (2422:2422:2422) (2422:2422:2422))
        (PORT d[7] (2625:2625:2625) (2625:2625:2625))
        (PORT d[8] (2875:2875:2875) (2875:2875:2875))
        (PORT d[9] (2427:2427:2427) (2427:2427:2427))
        (PORT d[10] (3132:3132:3132) (3132:3132:3132))
        (PORT d[11] (2886:2886:2886) (2886:2886:2886))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2084:2084:2084) (2084:2084:2084))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2084:2084:2084) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (1561:1561:1561) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2873:2873:2873))
        (PORT d[1] (2840:2840:2840) (2840:2840:2840))
        (PORT d[2] (2255:2255:2255) (2255:2255:2255))
        (PORT d[3] (2211:2211:2211) (2211:2211:2211))
        (PORT d[4] (2230:2230:2230) (2230:2230:2230))
        (PORT d[5] (2277:2277:2277) (2277:2277:2277))
        (PORT d[6] (2773:2773:2773) (2773:2773:2773))
        (PORT d[7] (2799:2799:2799) (2799:2799:2799))
        (PORT d[8] (2206:2206:2206) (2206:2206:2206))
        (PORT d[9] (1320:1320:1320) (1320:1320:1320))
        (PORT d[10] (2427:2427:2427) (2427:2427:2427))
        (PORT d[11] (3533:3533:3533) (3533:3533:3533))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (1561:1561:1561) (1561:1561:1561))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (1561:1561:1561) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1835:1835:1835) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2860:2860:2860))
        (PORT d[1] (2813:2813:2813) (2813:2813:2813))
        (PORT d[2] (2271:2271:2271) (2271:2271:2271))
        (PORT d[3] (2222:2222:2222) (2222:2222:2222))
        (PORT d[4] (2869:2869:2869) (2869:2869:2869))
        (PORT d[5] (2121:2121:2121) (2121:2121:2121))
        (PORT d[6] (2808:2808:2808) (2808:2808:2808))
        (PORT d[7] (2590:2590:2590) (2590:2590:2590))
        (PORT d[8] (1994:1994:1994) (1994:1994:1994))
        (PORT d[9] (2242:2242:2242) (2242:2242:2242))
        (PORT d[10] (2189:2189:2189) (2189:2189:2189))
        (PORT d[11] (3569:3569:3569) (3569:3569:3569))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1835:1835:1835) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (1835:1835:1835) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1984:1984:1984) (1984:1984:1984))
        (PORT datab (2057:2057:2057) (2057:2057:2057))
        (PORT datac (830:830:830) (830:830:830))
        (PORT datad (1811:1811:1811) (1811:1811:1811))
        (PORT datae (806:806:806) (806:806:806))
        (PORT dataf (747:747:747) (747:747:747))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1778:1778:1778) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2160:2160:2160))
        (PORT d[1] (2901:2901:2901) (2901:2901:2901))
        (PORT d[2] (2112:2112:2112) (2112:2112:2112))
        (PORT d[3] (2135:2135:2135) (2135:2135:2135))
        (PORT d[4] (3206:3206:3206) (3206:3206:3206))
        (PORT d[5] (3067:3067:3067) (3067:3067:3067))
        (PORT d[6] (2196:2196:2196) (2196:2196:2196))
        (PORT d[7] (2220:2220:2220) (2220:2220:2220))
        (PORT d[8] (2173:2173:2173) (2173:2173:2173))
        (PORT d[9] (1928:1928:1928) (1928:1928:1928))
        (PORT d[10] (2074:2074:2074) (2074:2074:2074))
        (PORT d[11] (3005:3005:3005) (3005:3005:3005))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (1778:1778:1778) (1778:1778:1778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (1778:1778:1778) (1778:1778:1778))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2632:2632:2632))
        (PORT d[1] (3241:3241:3241) (3241:3241:3241))
        (PORT d[2] (2950:2950:2950) (2950:2950:2950))
        (PORT d[3] (4579:4579:4579) (4579:4579:4579))
        (PORT d[4] (3316:3316:3316) (3316:3316:3316))
        (PORT d[5] (3091:3091:3091) (3091:3091:3091))
        (PORT d[6] (3189:3189:3189) (3189:3189:3189))
        (PORT d[7] (3842:3842:3842) (3842:3842:3842))
        (PORT d[8] (3491:3491:3491) (3491:3491:3491))
        (PORT d[9] (2938:2938:2938) (2938:2938:2938))
        (PORT d[10] (3000:3000:3000) (3000:3000:3000))
        (PORT d[11] (2511:2511:2511) (2511:2511:2511))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3149:3149:3149) (3149:3149:3149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2474:2474:2474) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2678:2678:2678))
        (PORT d[1] (3207:3207:3207) (3207:3207:3207))
        (PORT d[2] (3131:3131:3131) (3131:3131:3131))
        (PORT d[3] (4602:4602:4602) (4602:4602:4602))
        (PORT d[4] (3279:3279:3279) (3279:3279:3279))
        (PORT d[5] (3224:3224:3224) (3224:3224:3224))
        (PORT d[6] (3495:3495:3495) (3495:3495:3495))
        (PORT d[7] (3474:3474:3474) (3474:3474:3474))
        (PORT d[8] (3599:3599:3599) (3599:3599:3599))
        (PORT d[9] (3057:3057:3057) (3057:3057:3057))
        (PORT d[10] (3533:3533:3533) (3533:3533:3533))
        (PORT d[11] (2513:2513:2513) (2513:2513:2513))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2474:2474:2474) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2474:2474:2474) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3232:3232:3232))
        (PORT d[1] (5123:5123:5123) (5123:5123:5123))
        (PORT d[2] (4425:4425:4425) (4425:4425:4425))
        (PORT d[3] (3659:3659:3659) (3659:3659:3659))
        (PORT d[4] (3373:3373:3373) (3373:3373:3373))
        (PORT d[5] (3633:3633:3633) (3633:3633:3633))
        (PORT d[6] (3508:3508:3508) (3508:3508:3508))
        (PORT d[7] (3599:3599:3599) (3599:3599:3599))
        (PORT d[8] (3453:3453:3453) (3453:3453:3453))
        (PORT d[9] (3276:3276:3276) (3276:3276:3276))
        (PORT d[10] (3318:3318:3318) (3318:3318:3318))
        (PORT d[11] (3290:3290:3290) (3290:3290:3290))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3248:3248:3248) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1992:1992:1992) (1992:1992:1992))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (1853:1853:1853) (1853:1853:1853))
        (PORT datad (2057:2057:2057) (2057:2057:2057))
        (PORT datae (1347:1347:1347) (1347:1347:1347))
        (PORT dataf (2033:2033:2033) (2033:2033:2033))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w9_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3077:3077:3077) (3077:3077:3077))
        (PORT datab (3095:3095:3095) (3095:3095:3095))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (243:243:243) (243:243:243))
        (PORT datae (210:210:210) (210:210:210))
        (PORT dataf (213:213:213) (213:213:213))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1910:1910:1910) (1910:1910:1910))
        (PORT ena (3149:3149:3149) (3149:3149:3149))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (308:308:308))
        (PORT datab (907:907:907) (907:907:907))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (4767:4767:4767) (4767:4767:4767))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (549:549:549) (549:549:549))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3265:3265:3265))
        (PORT d[1] (3278:3278:3278) (3278:3278:3278))
        (PORT d[2] (3399:3399:3399) (3399:3399:3399))
        (PORT d[3] (3332:3332:3332) (3332:3332:3332))
        (PORT d[4] (2902:2902:2902) (2902:2902:2902))
        (PORT d[5] (3941:3941:3941) (3941:3941:3941))
        (PORT d[6] (3236:3236:3236) (3236:3236:3236))
        (PORT d[7] (3057:3057:3057) (3057:3057:3057))
        (PORT d[8] (3239:3239:3239) (3239:3239:3239))
        (PORT d[9] (3539:3539:3539) (3539:3539:3539))
        (PORT d[10] (2870:2870:2870) (2870:2870:2870))
        (PORT d[11] (3975:3975:3975) (3975:3975:3975))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2078:2078:2078) (2078:2078:2078))
        (PORT d[0] (2638:2638:2638) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a454\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2966:2966:2966) (2966:2966:2966))
        (PORT d[1] (2407:2407:2407) (2407:2407:2407))
        (PORT d[2] (3002:3002:3002) (3002:3002:3002))
        (PORT d[3] (3439:3439:3439) (3439:3439:3439))
        (PORT d[4] (2444:2444:2444) (2444:2444:2444))
        (PORT d[5] (2851:2851:2851) (2851:2851:2851))
        (PORT d[6] (2609:2609:2609) (2609:2609:2609))
        (PORT d[7] (2570:2570:2570) (2570:2570:2570))
        (PORT d[8] (2747:2747:2747) (2747:2747:2747))
        (PORT d[9] (2352:2352:2352) (2352:2352:2352))
        (PORT d[10] (2797:2797:2797) (2797:2797:2797))
        (PORT d[11] (3153:3153:3153) (3153:3153:3153))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2607:2607:2607) (2607:2607:2607))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2607:2607:2607) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3644:3644:3644) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3335:3335:3335))
        (PORT d[1] (3428:3428:3428) (3428:3428:3428))
        (PORT d[2] (4256:4256:4256) (4256:4256:4256))
        (PORT d[3] (3680:3680:3680) (3680:3680:3680))
        (PORT d[4] (3394:3394:3394) (3394:3394:3394))
        (PORT d[5] (4306:4306:4306) (4306:4306:4306))
        (PORT d[6] (3268:3268:3268) (3268:3268:3268))
        (PORT d[7] (3211:3211:3211) (3211:3211:3211))
        (PORT d[8] (3409:3409:3409) (3409:3409:3409))
        (PORT d[9] (2967:2967:2967) (2967:2967:2967))
        (PORT d[10] (3396:3396:3396) (3396:3396:3396))
        (PORT d[11] (3378:3378:3378) (3378:3378:3378))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3644:3644:3644) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3644:3644:3644) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2754:2754:2754) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3787:3787:3787))
        (PORT d[1] (3271:3271:3271) (3271:3271:3271))
        (PORT d[2] (3026:3026:3026) (3026:3026:3026))
        (PORT d[3] (2989:2989:2989) (2989:2989:2989))
        (PORT d[4] (3256:3256:3256) (3256:3256:3256))
        (PORT d[5] (3326:3326:3326) (3326:3326:3326))
        (PORT d[6] (2732:2732:2732) (2732:2732:2732))
        (PORT d[7] (3785:3785:3785) (3785:3785:3785))
        (PORT d[8] (3018:3018:3018) (3018:3018:3018))
        (PORT d[9] (3758:3758:3758) (3758:3758:3758))
        (PORT d[10] (2981:2981:2981) (2981:2981:2981))
        (PORT d[11] (3440:3440:3440) (3440:3440:3440))
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT ena (2754:2754:2754) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (PORT d[0] (2754:2754:2754) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (300:300:300))
        (PORT datab (1374:1374:1374) (1374:1374:1374))
        (PORT datac (1561:1561:1561) (1561:1561:1561))
        (PORT datad (565:565:565) (565:565:565))
        (PORT datae (2132:2132:2132) (2132:2132:2132))
        (PORT dataf (2103:2103:2103) (2103:2103:2103))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2888:2888:2888) (2888:2888:2888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3033:3033:3033))
        (PORT d[1] (3143:3143:3143) (3143:3143:3143))
        (PORT d[2] (2305:2305:2305) (2305:2305:2305))
        (PORT d[3] (2632:2632:2632) (2632:2632:2632))
        (PORT d[4] (2031:2031:2031) (2031:2031:2031))
        (PORT d[5] (2678:2678:2678) (2678:2678:2678))
        (PORT d[6] (2142:2142:2142) (2142:2142:2142))
        (PORT d[7] (3052:3052:3052) (3052:3052:3052))
        (PORT d[8] (2720:2720:2720) (2720:2720:2720))
        (PORT d[9] (3387:3387:3387) (3387:3387:3387))
        (PORT d[10] (2216:2216:2216) (2216:2216:2216))
        (PORT d[11] (3463:3463:3463) (3463:3463:3463))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2888:2888:2888) (2888:2888:2888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2888:2888:2888) (2888:2888:2888))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (2880:2880:2880) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2344:2344:2344))
        (PORT d[1] (2178:2178:2178) (2178:2178:2178))
        (PORT d[2] (1842:1842:1842) (1842:1842:1842))
        (PORT d[3] (2807:2807:2807) (2807:2807:2807))
        (PORT d[4] (1900:1900:1900) (1900:1900:1900))
        (PORT d[5] (3376:3376:3376) (3376:3376:3376))
        (PORT d[6] (2108:2108:2108) (2108:2108:2108))
        (PORT d[7] (3241:3241:3241) (3241:3241:3241))
        (PORT d[8] (3161:3161:3161) (3161:3161:3161))
        (PORT d[9] (3685:3685:3685) (3685:3685:3685))
        (PORT d[10] (3627:3627:3627) (3627:3627:3627))
        (PORT d[11] (2726:2726:2726) (2726:2726:2726))
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT ena (2880:2880:2880) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (PORT d[0] (2880:2880:2880) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
        (PORT d[1] (2805:2805:2805) (2805:2805:2805))
        (PORT d[2] (2656:2656:2656) (2656:2656:2656))
        (PORT d[3] (3072:3072:3072) (3072:3072:3072))
        (PORT d[4] (2730:2730:2730) (2730:2730:2730))
        (PORT d[5] (2522:2522:2522) (2522:2522:2522))
        (PORT d[6] (2266:2266:2266) (2266:2266:2266))
        (PORT d[7] (2684:2684:2684) (2684:2684:2684))
        (PORT d[8] (2669:2669:2669) (2669:2669:2669))
        (PORT d[9] (2590:2590:2590) (2590:2590:2590))
        (PORT d[10] (2539:2539:2539) (2539:2539:2539))
        (PORT d[11] (3522:3522:3522) (3522:3522:3522))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2637:2637:2637) (2637:2637:2637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2637:2637:2637) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2904:2904:2904) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3538:3538:3538))
        (PORT d[1] (3015:3015:3015) (3015:3015:3015))
        (PORT d[2] (2619:2619:2619) (2619:2619:2619))
        (PORT d[3] (2529:2529:2529) (2529:2529:2529))
        (PORT d[4] (2649:2649:2649) (2649:2649:2649))
        (PORT d[5] (3453:3453:3453) (3453:3453:3453))
        (PORT d[6] (2567:2567:2567) (2567:2567:2567))
        (PORT d[7] (4139:4139:4139) (4139:4139:4139))
        (PORT d[8] (2622:2622:2622) (2622:2622:2622))
        (PORT d[9] (4154:4154:4154) (4154:4154:4154))
        (PORT d[10] (2986:2986:2986) (2986:2986:2986))
        (PORT d[11] (3712:3712:3712) (3712:3712:3712))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2904:2904:2904) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (2904:2904:2904) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a486\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1256:1256:1256))
        (PORT datab (679:679:679) (679:679:679))
        (PORT datac (867:867:867) (867:867:867))
        (PORT datad (1752:1752:1752) (1752:1752:1752))
        (PORT datae (537:537:537) (537:537:537))
        (PORT dataf (1783:1783:1783) (1783:1783:1783))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3005:3005:3005) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2880:2880:2880))
        (PORT d[1] (3374:3374:3374) (3374:3374:3374))
        (PORT d[2] (2602:2602:2602) (2602:2602:2602))
        (PORT d[3] (2372:2372:2372) (2372:2372:2372))
        (PORT d[4] (2349:2349:2349) (2349:2349:2349))
        (PORT d[5] (3159:3159:3159) (3159:3159:3159))
        (PORT d[6] (2266:2266:2266) (2266:2266:2266))
        (PORT d[7] (3106:3106:3106) (3106:3106:3106))
        (PORT d[8] (2221:2221:2221) (2221:2221:2221))
        (PORT d[9] (3565:3565:3565) (3565:3565:3565))
        (PORT d[10] (2564:2564:2564) (2564:2564:2564))
        (PORT d[11] (3198:3198:3198) (3198:3198:3198))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3005:3005:3005) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3005:3005:3005) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2855:2855:2855) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2683:2683:2683))
        (PORT d[1] (2817:2817:2817) (2817:2817:2817))
        (PORT d[2] (2684:2684:2684) (2684:2684:2684))
        (PORT d[3] (2826:2826:2826) (2826:2826:2826))
        (PORT d[4] (2430:2430:2430) (2430:2430:2430))
        (PORT d[5] (2504:2504:2504) (2504:2504:2504))
        (PORT d[6] (2302:2302:2302) (2302:2302:2302))
        (PORT d[7] (2941:2941:2941) (2941:2941:2941))
        (PORT d[8] (2558:2558:2558) (2558:2558:2558))
        (PORT d[9] (2822:2822:2822) (2822:2822:2822))
        (PORT d[10] (2591:2591:2591) (2591:2591:2591))
        (PORT d[11] (3263:3263:3263) (3263:3263:3263))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT ena (2855:2855:2855) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (PORT d[0] (2855:2855:2855) (2855:2855:2855))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2932:2932:2932) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3581:3581:3581))
        (PORT d[1] (3821:3821:3821) (3821:3821:3821))
        (PORT d[2] (3004:3004:3004) (3004:3004:3004))
        (PORT d[3] (2664:2664:2664) (2664:2664:2664))
        (PORT d[4] (2947:2947:2947) (2947:2947:2947))
        (PORT d[5] (3348:3348:3348) (3348:3348:3348))
        (PORT d[6] (2965:2965:2965) (2965:2965:2965))
        (PORT d[7] (3557:3557:3557) (3557:3557:3557))
        (PORT d[8] (2945:2945:2945) (2945:2945:2945))
        (PORT d[9] (3802:3802:3802) (3802:3802:3802))
        (PORT d[10] (2947:2947:2947) (2947:2947:2947))
        (PORT d[11] (3691:3691:3691) (3691:3691:3691))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2932:2932:2932) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2932:2932:2932) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2854:2854:2854) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3483:3483:3483))
        (PORT d[1] (3239:3239:3239) (3239:3239:3239))
        (PORT d[2] (3357:3357:3357) (3357:3357:3357))
        (PORT d[3] (3053:3053:3053) (3053:3053:3053))
        (PORT d[4] (3196:3196:3196) (3196:3196:3196))
        (PORT d[5] (3004:3004:3004) (3004:3004:3004))
        (PORT d[6] (3086:3086:3086) (3086:3086:3086))
        (PORT d[7] (3668:3668:3668) (3668:3668:3668))
        (PORT d[8] (3381:3381:3381) (3381:3381:3381))
        (PORT d[9] (3444:3444:3444) (3444:3444:3444))
        (PORT d[10] (3049:3049:3049) (3049:3049:3049))
        (PORT d[11] (3783:3783:3783) (3783:3783:3783))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2854:2854:2854) (2854:2854:2854))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (2854:2854:2854) (2854:2854:2854))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (1459:1459:1459) (1459:1459:1459))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (324:324:324) (324:324:324))
        (PORT datae (1782:1782:1782) (1782:1782:1782))
        (PORT dataf (1468:1468:1468) (1468:1468:1468))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (3628:3628:3628) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3680:3680:3680))
        (PORT d[1] (3162:3162:3162) (3162:3162:3162))
        (PORT d[2] (3665:3665:3665) (3665:3665:3665))
        (PORT d[3] (3834:3834:3834) (3834:3834:3834))
        (PORT d[4] (3384:3384:3384) (3384:3384:3384))
        (PORT d[5] (4703:4703:4703) (4703:4703:4703))
        (PORT d[6] (3736:3736:3736) (3736:3736:3736))
        (PORT d[7] (4501:4501:4501) (4501:4501:4501))
        (PORT d[8] (3905:3905:3905) (3905:3905:3905))
        (PORT d[9] (4302:4302:4302) (4302:4302:4302))
        (PORT d[10] (3603:3603:3603) (3603:3603:3603))
        (PORT d[11] (4574:4574:4574) (4574:4574:4574))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (3628:3628:3628) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (3628:3628:3628) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3174:3174:3174) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (3218:3218:3218))
        (PORT d[1] (2983:2983:2983) (2983:2983:2983))
        (PORT d[2] (4167:4167:4167) (4167:4167:4167))
        (PORT d[3] (3448:3448:3448) (3448:3448:3448))
        (PORT d[4] (3019:3019:3019) (3019:3019:3019))
        (PORT d[5] (3965:3965:3965) (3965:3965:3965))
        (PORT d[6] (2901:2901:2901) (2901:2901:2901))
        (PORT d[7] (3892:3892:3892) (3892:3892:3892))
        (PORT d[8] (3623:3623:3623) (3623:3623:3623))
        (PORT d[9] (3111:3111:3111) (3111:3111:3111))
        (PORT d[10] (3628:3628:3628) (3628:3628:3628))
        (PORT d[11] (3590:3590:3590) (3590:3590:3590))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3174:3174:3174) (3174:3174:3174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3174:3174:3174) (3174:3174:3174))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3410:3410:3410) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3419:3419:3419))
        (PORT d[1] (2815:2815:2815) (2815:2815:2815))
        (PORT d[2] (3312:3312:3312) (3312:3312:3312))
        (PORT d[3] (2874:2874:2874) (2874:2874:2874))
        (PORT d[4] (2845:2845:2845) (2845:2845:2845))
        (PORT d[5] (4541:4541:4541) (4541:4541:4541))
        (PORT d[6] (3652:3652:3652) (3652:3652:3652))
        (PORT d[7] (2617:2617:2617) (2617:2617:2617))
        (PORT d[8] (3079:3079:3079) (3079:3079:3079))
        (PORT d[9] (2607:2607:2607) (2607:2607:2607))
        (PORT d[10] (3046:3046:3046) (3046:3046:3046))
        (PORT d[11] (4794:4794:4794) (4794:4794:4794))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3410:3410:3410) (3410:3410:3410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (3410:3410:3410) (3410:3410:3410))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a422\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3688:3688:3688) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3941:3941:3941))
        (PORT d[1] (3155:3155:3155) (3155:3155:3155))
        (PORT d[2] (3929:3929:3929) (3929:3929:3929))
        (PORT d[3] (3576:3576:3576) (3576:3576:3576))
        (PORT d[4] (3432:3432:3432) (3432:3432:3432))
        (PORT d[5] (4650:4650:4650) (4650:4650:4650))
        (PORT d[6] (3520:3520:3520) (3520:3520:3520))
        (PORT d[7] (3578:3578:3578) (3578:3578:3578))
        (PORT d[8] (3745:3745:3745) (3745:3745:3745))
        (PORT d[9] (3517:3517:3517) (3517:3517:3517))
        (PORT d[10] (3637:3637:3637) (3637:3637:3637))
        (PORT d[11] (3657:3657:3657) (3657:3657:3657))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3688:3688:3688) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3688:3688:3688) (3688:3688:3688))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1350:1350:1350))
        (PORT datab (1556:1556:1556) (1556:1556:1556))
        (PORT datac (1294:1294:1294) (1294:1294:1294))
        (PORT datad (2348:2348:2348) (2348:2348:2348))
        (PORT datae (286:286:286) (286:286:286))
        (PORT dataf (1584:1584:1584) (1584:1584:1584))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w6_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2466:2466:2466) (2466:2466:2466))
        (PORT datab (2428:2428:2428) (2428:2428:2428))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (673:673:673) (673:673:673))
        (PORT datae (807:807:807) (807:807:807))
        (PORT dataf (1179:1179:1179) (1179:1179:1179))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1905:1905:1905) (1905:1905:1905))
        (PORT ena (3557:3557:3557) (3557:3557:3557))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (599:599:599) (599:599:599))
        (PORT datae (618:618:618) (618:618:618))
        (PORT dataf (848:848:848) (848:848:848))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (336:336:336) (336:336:336))
        (PORT dataf (917:917:917) (917:917:917))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (665:665:665))
        (PORT datab (5513:5513:5513) (5513:5513:5513))
        (PORT datac (555:555:555) (555:555:555))
        (PORT dataf (791:791:791) (791:791:791))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3432:3432:3432) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2854:2854:2854))
        (PORT d[1] (2607:2607:2607) (2607:2607:2607))
        (PORT d[2] (2918:2918:2918) (2918:2918:2918))
        (PORT d[3] (2944:2944:2944) (2944:2944:2944))
        (PORT d[4] (2067:2067:2067) (2067:2067:2067))
        (PORT d[5] (3264:3264:3264) (3264:3264:3264))
        (PORT d[6] (3699:3699:3699) (3699:3699:3699))
        (PORT d[7] (2744:2744:2744) (2744:2744:2744))
        (PORT d[8] (2801:2801:2801) (2801:2801:2801))
        (PORT d[9] (2666:2666:2666) (2666:2666:2666))
        (PORT d[10] (3040:3040:3040) (3040:3040:3040))
        (PORT d[11] (3291:3291:3291) (3291:3291:3291))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3432:3432:3432) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3432:3432:3432) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3333:3333:3333))
        (PORT d[1] (3051:3051:3051) (3051:3051:3051))
        (PORT d[2] (3626:3626:3626) (3626:3626:3626))
        (PORT d[3] (4431:4431:4431) (4431:4431:4431))
        (PORT d[4] (3131:3131:3131) (3131:3131:3131))
        (PORT d[5] (3696:3696:3696) (3696:3696:3696))
        (PORT d[6] (3949:3949:3949) (3949:3949:3949))
        (PORT d[7] (3638:3638:3638) (3638:3638:3638))
        (PORT d[8] (3323:3323:3323) (3323:3323:3323))
        (PORT d[9] (3747:3747:3747) (3747:3747:3747))
        (PORT d[10] (3361:3361:3361) (3361:3361:3361))
        (PORT d[11] (2976:2976:2976) (2976:2976:2976))
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2124:2124:2124) (2124:2124:2124))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT ena (3365:3365:3365) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3331:3331:3331))
        (PORT d[1] (3039:3039:3039) (3039:3039:3039))
        (PORT d[2] (3117:3117:3117) (3117:3117:3117))
        (PORT d[3] (3964:3964:3964) (3964:3964:3964))
        (PORT d[4] (2860:2860:2860) (2860:2860:2860))
        (PORT d[5] (3432:3432:3432) (3432:3432:3432))
        (PORT d[6] (3913:3913:3913) (3913:3913:3913))
        (PORT d[7] (3606:3606:3606) (3606:3606:3606))
        (PORT d[8] (3323:3323:3323) (3323:3323:3323))
        (PORT d[9] (3539:3539:3539) (3539:3539:3539))
        (PORT d[10] (3387:3387:3387) (3387:3387:3387))
        (PORT d[11] (2958:2958:2958) (2958:2958:2958))
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT ena (3365:3365:3365) (3365:3365:3365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (PORT d[0] (3365:3365:3365) (3365:3365:3365))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2114:2114:2114) (2114:2114:2114))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3672:3672:3672) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3710:3710:3710))
        (PORT d[1] (3692:3692:3692) (3692:3692:3692))
        (PORT d[2] (3071:3071:3071) (3071:3071:3071))
        (PORT d[3] (4231:4231:4231) (4231:4231:4231))
        (PORT d[4] (2888:2888:2888) (2888:2888:2888))
        (PORT d[5] (3335:3335:3335) (3335:3335:3335))
        (PORT d[6] (4287:4287:4287) (4287:4287:4287))
        (PORT d[7] (4126:4126:4126) (4126:4126:4126))
        (PORT d[8] (3281:3281:3281) (3281:3281:3281))
        (PORT d[9] (3435:3435:3435) (3435:3435:3435))
        (PORT d[10] (3405:3405:3405) (3405:3405:3405))
        (PORT d[11] (3309:3309:3309) (3309:3309:3309))
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3672:3672:3672) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT d[0] (3672:3672:3672) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2070:2070:2070))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (1121:1121:1121) (1121:1121:1121))
        (PORT datad (2238:2238:2238) (2238:2238:2238))
        (PORT datae (1110:1110:1110) (1110:1110:1110))
        (PORT dataf (1559:1559:1559) (1559:1559:1559))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3945:3945:3945))
        (PORT d[1] (3176:3176:3176) (3176:3176:3176))
        (PORT d[2] (3175:3175:3175) (3175:3175:3175))
        (PORT d[3] (4147:4147:4147) (4147:4147:4147))
        (PORT d[4] (3393:3393:3393) (3393:3393:3393))
        (PORT d[5] (4000:4000:4000) (4000:4000:4000))
        (PORT d[6] (2977:2977:2977) (2977:2977:2977))
        (PORT d[7] (3682:3682:3682) (3682:3682:3682))
        (PORT d[8] (3533:3533:3533) (3533:3533:3533))
        (PORT d[9] (3744:3744:3744) (3744:3744:3744))
        (PORT d[10] (4163:4163:4163) (4163:4163:4163))
        (PORT d[11] (4067:4067:4067) (4067:4067:4067))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (3625:3625:3625) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (3625:3625:3625) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3487:3487:3487) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4208:4208:4208))
        (PORT d[1] (3441:3441:3441) (3441:3441:3441))
        (PORT d[2] (3499:3499:3499) (3499:3499:3499))
        (PORT d[3] (3799:3799:3799) (3799:3799:3799))
        (PORT d[4] (3407:3407:3407) (3407:3407:3407))
        (PORT d[5] (4063:4063:4063) (4063:4063:4063))
        (PORT d[6] (2920:2920:2920) (2920:2920:2920))
        (PORT d[7] (3672:3672:3672) (3672:3672:3672))
        (PORT d[8] (3212:3212:3212) (3212:3212:3212))
        (PORT d[9] (3794:3794:3794) (3794:3794:3794))
        (PORT d[10] (3764:3764:3764) (3764:3764:3764))
        (PORT d[11] (3894:3894:3894) (3894:3894:3894))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3487:3487:3487) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3487:3487:3487) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3798:3798:3798))
        (PORT d[1] (2838:2838:2838) (2838:2838:2838))
        (PORT d[2] (3604:3604:3604) (3604:3604:3604))
        (PORT d[3] (3783:3783:3783) (3783:3783:3783))
        (PORT d[4] (4068:4068:4068) (4068:4068:4068))
        (PORT d[5] (4246:4246:4246) (4246:4246:4246))
        (PORT d[6] (2801:2801:2801) (2801:2801:2801))
        (PORT d[7] (3585:3585:3585) (3585:3585:3585))
        (PORT d[8] (3523:3523:3523) (3523:3523:3523))
        (PORT d[9] (3493:3493:3493) (3493:3493:3493))
        (PORT d[10] (3715:3715:3715) (3715:3715:3715))
        (PORT d[11] (2969:2969:2969) (2969:2969:2969))
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2138:2138:2138) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3535:3535:3535))
        (PORT d[1] (3156:3156:3156) (3156:3156:3156))
        (PORT d[2] (2917:2917:2917) (2917:2917:2917))
        (PORT d[3] (3649:3649:3649) (3649:3649:3649))
        (PORT d[4] (3250:3250:3250) (3250:3250:3250))
        (PORT d[5] (3956:3956:3956) (3956:3956:3956))
        (PORT d[6] (3157:3157:3157) (3157:3157:3157))
        (PORT d[7] (3686:3686:3686) (3686:3686:3686))
        (PORT d[8] (3938:3938:3938) (3938:3938:3938))
        (PORT d[9] (3727:3727:3727) (3727:3727:3727))
        (PORT d[10] (3696:3696:3696) (3696:3696:3696))
        (PORT d[11] (3787:3787:3787) (3787:3787:3787))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (3639:3639:3639) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2534:2534:2534) (2534:2534:2534))
        (PORT datab (1892:1892:1892) (1892:1892:1892))
        (PORT datac (1951:1951:1951) (1951:1951:1951))
        (PORT datad (2412:2412:2412) (2412:2412:2412))
        (PORT datae (1121:1121:1121) (1121:1121:1121))
        (PORT dataf (1729:1729:1729) (1729:1729:1729))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2824:2824:2824) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3118:3118:3118))
        (PORT d[1] (2969:2969:2969) (2969:2969:2969))
        (PORT d[2] (2625:2625:2625) (2625:2625:2625))
        (PORT d[3] (2600:2600:2600) (2600:2600:2600))
        (PORT d[4] (2598:2598:2598) (2598:2598:2598))
        (PORT d[5] (3880:3880:3880) (3880:3880:3880))
        (PORT d[6] (4068:4068:4068) (4068:4068:4068))
        (PORT d[7] (3119:3119:3119) (3119:3119:3119))
        (PORT d[8] (2432:2432:2432) (2432:2432:2432))
        (PORT d[9] (3005:3005:3005) (3005:3005:3005))
        (PORT d[10] (2737:2737:2737) (2737:2737:2737))
        (PORT d[11] (2724:2724:2724) (2724:2724:2724))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2824:2824:2824) (2824:2824:2824))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2824:2824:2824) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a453\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3382:3382:3382) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3168:3168:3168))
        (PORT d[1] (3027:3027:3027) (3027:3027:3027))
        (PORT d[2] (2621:2621:2621) (2621:2621:2621))
        (PORT d[3] (2936:2936:2936) (2936:2936:2936))
        (PORT d[4] (2807:2807:2807) (2807:2807:2807))
        (PORT d[5] (2617:2617:2617) (2617:2617:2617))
        (PORT d[6] (2352:2352:2352) (2352:2352:2352))
        (PORT d[7] (3526:3526:3526) (3526:3526:3526))
        (PORT d[8] (2617:2617:2617) (2617:2617:2617))
        (PORT d[9] (3678:3678:3678) (3678:3678:3678))
        (PORT d[10] (2913:2913:2913) (2913:2913:2913))
        (PORT d[11] (2816:2816:2816) (2816:2816:2816))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (3382:3382:3382) (3382:3382:3382))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (3382:3382:3382) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a421\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3603:3603:3603) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3690:3690:3690) (3690:3690:3690))
        (PORT d[1] (2981:2981:2981) (2981:2981:2981))
        (PORT d[2] (3117:3117:3117) (3117:3117:3117))
        (PORT d[3] (3383:3383:3383) (3383:3383:3383))
        (PORT d[4] (2889:2889:2889) (2889:2889:2889))
        (PORT d[5] (3958:3958:3958) (3958:3958:3958))
        (PORT d[6] (3385:3385:3385) (3385:3385:3385))
        (PORT d[7] (3644:3644:3644) (3644:3644:3644))
        (PORT d[8] (3759:3759:3759) (3759:3759:3759))
        (PORT d[9] (3680:3680:3680) (3680:3680:3680))
        (PORT d[10] (3823:3823:3823) (3823:3823:3823))
        (PORT d[11] (3395:3395:3395) (3395:3395:3395))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (3603:3603:3603) (3603:3603:3603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (3603:3603:3603) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a485\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3635:3635:3635) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3739:3739:3739))
        (PORT d[1] (3325:3325:3325) (3325:3325:3325))
        (PORT d[2] (3124:3124:3124) (3124:3124:3124))
        (PORT d[3] (3078:3078:3078) (3078:3078:3078))
        (PORT d[4] (2901:2901:2901) (2901:2901:2901))
        (PORT d[5] (4228:4228:4228) (4228:4228:4228))
        (PORT d[6] (2794:2794:2794) (2794:2794:2794))
        (PORT d[7] (3660:3660:3660) (3660:3660:3660))
        (PORT d[8] (3380:3380:3380) (3380:3380:3380))
        (PORT d[9] (3992:3992:3992) (3992:3992:3992))
        (PORT d[10] (3503:3503:3503) (3503:3503:3503))
        (PORT d[11] (3339:3339:3339) (3339:3339:3339))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (3635:3635:3635) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (3635:3635:3635) (3635:3635:3635))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2538:2538:2538) (2538:2538:2538))
        (PORT datab (1347:1347:1347) (1347:1347:1347))
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT datad (2408:2408:2408) (2408:2408:2408))
        (PORT datae (1772:1772:1772) (1772:1772:1772))
        (PORT dataf (1789:1789:1789) (1789:1789:1789))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3199:3199:3199) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3609:3609:3609))
        (PORT d[1] (2403:2403:2403) (2403:2403:2403))
        (PORT d[2] (2771:2771:2771) (2771:2771:2771))
        (PORT d[3] (3647:3647:3647) (3647:3647:3647))
        (PORT d[4] (2906:2906:2906) (2906:2906:2906))
        (PORT d[5] (3662:3662:3662) (3662:3662:3662))
        (PORT d[6] (2649:2649:2649) (2649:2649:2649))
        (PORT d[7] (3174:3174:3174) (3174:3174:3174))
        (PORT d[8] (3872:3872:3872) (3872:3872:3872))
        (PORT d[9] (3407:3407:3407) (3407:3407:3407))
        (PORT d[10] (3379:3379:3379) (3379:3379:3379))
        (PORT d[11] (3558:3558:3558) (3558:3558:3558))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3199:3199:3199) (3199:3199:3199))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3199:3199:3199) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3004:3004:3004) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3091:3091:3091))
        (PORT d[1] (2693:2693:2693) (2693:2693:2693))
        (PORT d[2] (2381:2381:2381) (2381:2381:2381))
        (PORT d[3] (2887:2887:2887) (2887:2887:2887))
        (PORT d[4] (2585:2585:2585) (2585:2585:2585))
        (PORT d[5] (3136:3136:3136) (3136:3136:3136))
        (PORT d[6] (2684:2684:2684) (2684:2684:2684))
        (PORT d[7] (3191:3191:3191) (3191:3191:3191))
        (PORT d[8] (2563:2563:2563) (2563:2563:2563))
        (PORT d[9] (3181:3181:3181) (3181:3181:3181))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (3083:3083:3083) (3083:3083:3083))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (3004:3004:3004) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (3004:3004:3004) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3645:3645:3645) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4174:4174:4174))
        (PORT d[1] (3477:3477:3477) (3477:3477:3477))
        (PORT d[2] (3489:3489:3489) (3489:3489:3489))
        (PORT d[3] (3676:3676:3676) (3676:3676:3676))
        (PORT d[4] (3874:3874:3874) (3874:3874:3874))
        (PORT d[5] (4456:4456:4456) (4456:4456:4456))
        (PORT d[6] (3601:3601:3601) (3601:3601:3601))
        (PORT d[7] (3783:3783:3783) (3783:3783:3783))
        (PORT d[8] (4224:4224:4224) (4224:4224:4224))
        (PORT d[9] (3871:3871:3871) (3871:3871:3871))
        (PORT d[10] (3738:3738:3738) (3738:3738:3738))
        (PORT d[11] (3469:3469:3469) (3469:3469:3469))
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT ena (3645:3645:3645) (3645:3645:3645))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1986:1986:1986) (1986:1986:1986))
        (PORT d[0] (3645:3645:3645) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2128:2128:2128))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (634:634:634) (634:634:634))
        (PORT datac (2512:2512:2512) (2512:2512:2512))
        (PORT datad (2413:2413:2413) (2413:2413:2413))
        (PORT datae (1059:1059:1059) (1059:1059:1059))
        (PORT dataf (2024:2024:2024) (2024:2024:2024))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w5_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2409:2409:2409) (2409:2409:2409))
        (PORT datab (3092:3092:3092) (3092:3092:3092))
        (PORT datac (1322:1322:1322) (1322:1322:1322))
        (PORT datad (274:274:274) (274:274:274))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1887:1887:1887) (1887:1887:1887))
        (PORT ena (4504:4504:4504) (4504:4504:4504))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (734:734:734))
        (PORT datab (963:963:963) (963:963:963))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (4607:4607:4607) (4607:4607:4607))
        (PORT datae (831:831:831) (831:831:831))
        (PORT dataf (572:572:572) (572:572:572))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (540:540:540) (540:540:540))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3183:3183:3183) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2833:2833:2833))
        (PORT d[1] (2817:2817:2817) (2817:2817:2817))
        (PORT d[2] (2572:2572:2572) (2572:2572:2572))
        (PORT d[3] (2841:2841:2841) (2841:2841:2841))
        (PORT d[4] (2754:2754:2754) (2754:2754:2754))
        (PORT d[5] (3209:3209:3209) (3209:3209:3209))
        (PORT d[6] (2329:2329:2329) (2329:2329:2329))
        (PORT d[7] (3556:3556:3556) (3556:3556:3556))
        (PORT d[8] (2658:2658:2658) (2658:2658:2658))
        (PORT d[9] (3728:3728:3728) (3728:3728:3728))
        (PORT d[10] (3014:3014:3014) (3014:3014:3014))
        (PORT d[11] (2793:2793:2793) (2793:2793:2793))
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT ena (3183:3183:3183) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2044:2044:2044) (2044:2044:2044))
        (PORT d[0] (3183:3183:3183) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2863:2863:2863) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
        (PORT d[1] (2331:2331:2331) (2331:2331:2331))
        (PORT d[2] (2837:2837:2837) (2837:2837:2837))
        (PORT d[3] (2964:2964:2964) (2964:2964:2964))
        (PORT d[4] (2781:2781:2781) (2781:2781:2781))
        (PORT d[5] (3534:3534:3534) (3534:3534:3534))
        (PORT d[6] (2361:2361:2361) (2361:2361:2361))
        (PORT d[7] (3582:3582:3582) (3582:3582:3582))
        (PORT d[8] (2642:2642:2642) (2642:2642:2642))
        (PORT d[9] (3708:3708:3708) (3708:3708:3708))
        (PORT d[10] (2991:2991:2991) (2991:2991:2991))
        (PORT d[11] (2813:2813:2813) (2813:2813:2813))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (2863:2863:2863) (2863:2863:2863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (2863:2863:2863) (2863:2863:2863))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a420\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3321:3321:3321))
        (PORT d[1] (3348:3348:3348) (3348:3348:3348))
        (PORT d[2] (3470:3470:3470) (3470:3470:3470))
        (PORT d[3] (3157:3157:3157) (3157:3157:3157))
        (PORT d[4] (2954:2954:2954) (2954:2954:2954))
        (PORT d[5] (4201:4201:4201) (4201:4201:4201))
        (PORT d[6] (3106:3106:3106) (3106:3106:3106))
        (PORT d[7] (4018:4018:4018) (4018:4018:4018))
        (PORT d[8] (3442:3442:3442) (3442:3442:3442))
        (PORT d[9] (3997:3997:3997) (3997:3997:3997))
        (PORT d[10] (3562:3562:3562) (3562:3562:3562))
        (PORT d[11] (3034:3034:3034) (3034:3034:3034))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3197:3197:3197) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3103:3103:3103) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3373:3373:3373))
        (PORT d[1] (3643:3643:3643) (3643:3643:3643))
        (PORT d[2] (3470:3470:3470) (3470:3470:3470))
        (PORT d[3] (3076:3076:3076) (3076:3076:3076))
        (PORT d[4] (3173:3173:3173) (3173:3173:3173))
        (PORT d[5] (3900:3900:3900) (3900:3900:3900))
        (PORT d[6] (3085:3085:3085) (3085:3085:3085))
        (PORT d[7] (4042:4042:4042) (4042:4042:4042))
        (PORT d[8] (3380:3380:3380) (3380:3380:3380))
        (PORT d[9] (4287:4287:4287) (4287:4287:4287))
        (PORT d[10] (3581:3581:3581) (3581:3581:3581))
        (PORT d[11] (3017:3017:3017) (3017:3017:3017))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3103:3103:3103) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3103:3103:3103) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2173:2173:2173))
        (PORT datab (2708:2708:2708) (2708:2708:2708))
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (815:815:815) (815:815:815))
        (PORT datae (2122:2122:2122) (2122:2122:2122))
        (PORT dataf (1842:1842:1842) (1842:1842:1842))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2803:2803:2803))
        (PORT d[1] (2570:2570:2570) (2570:2570:2570))
        (PORT d[2] (2811:2811:2811) (2811:2811:2811))
        (PORT d[3] (2987:2987:2987) (2987:2987:2987))
        (PORT d[4] (2979:2979:2979) (2979:2979:2979))
        (PORT d[5] (2639:2639:2639) (2639:2639:2639))
        (PORT d[6] (2296:2296:2296) (2296:2296:2296))
        (PORT d[7] (3530:3530:3530) (3530:3530:3530))
        (PORT d[8] (2981:2981:2981) (2981:2981:2981))
        (PORT d[9] (3202:3202:3202) (3202:3202:3202))
        (PORT d[10] (3039:3039:3039) (3039:3039:3039))
        (PORT d[11] (2743:2743:2743) (2743:2743:2743))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3359:3359:3359) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3359:3359:3359) (3359:3359:3359))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2929:2929:2929) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2452:2452:2452))
        (PORT d[1] (2224:2224:2224) (2224:2224:2224))
        (PORT d[2] (2520:2520:2520) (2520:2520:2520))
        (PORT d[3] (3154:3154:3154) (3154:3154:3154))
        (PORT d[4] (2267:2267:2267) (2267:2267:2267))
        (PORT d[5] (3211:3211:3211) (3211:3211:3211))
        (PORT d[6] (2243:2243:2243) (2243:2243:2243))
        (PORT d[7] (4117:4117:4117) (4117:4117:4117))
        (PORT d[8] (2950:2950:2950) (2950:2950:2950))
        (PORT d[9] (2962:2962:2962) (2962:2962:2962))
        (PORT d[10] (3360:3360:3360) (3360:3360:3360))
        (PORT d[11] (3118:3118:3118) (3118:3118:3118))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2929:2929:2929) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2929:2929:2929) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2963:2963:2963) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2430:2430:2430))
        (PORT d[1] (2211:2211:2211) (2211:2211:2211))
        (PORT d[2] (2493:2493:2493) (2493:2493:2493))
        (PORT d[3] (3146:3146:3146) (3146:3146:3146))
        (PORT d[4] (2230:2230:2230) (2230:2230:2230))
        (PORT d[5] (3363:3363:3363) (3363:3363:3363))
        (PORT d[6] (2504:2504:2504) (2504:2504:2504))
        (PORT d[7] (3690:3690:3690) (3690:3690:3690))
        (PORT d[8] (3214:3214:3214) (3214:3214:3214))
        (PORT d[9] (3716:3716:3716) (3716:3716:3716))
        (PORT d[10] (3586:3586:3586) (3586:3586:3586))
        (PORT d[11] (2695:2695:2695) (2695:2695:2695))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2963:2963:2963) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2963:2963:2963) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3397:3397:3397) (3397:3397:3397))
        (PORT d[1] (3666:3666:3666) (3666:3666:3666))
        (PORT d[2] (3476:3476:3476) (3476:3476:3476))
        (PORT d[3] (3146:3146:3146) (3146:3146:3146))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (3890:3890:3890) (3890:3890:3890))
        (PORT d[6] (3053:3053:3053) (3053:3053:3053))
        (PORT d[7] (4055:4055:4055) (4055:4055:4055))
        (PORT d[8] (3434:3434:3434) (3434:3434:3434))
        (PORT d[9] (4323:4323:4323) (4323:4323:4323))
        (PORT d[10] (3619:3619:3619) (3619:3619:3619))
        (PORT d[11] (2977:2977:2977) (2977:2977:2977))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2183:2183:2183))
        (PORT datab (644:644:644) (644:644:644))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (569:569:569) (569:569:569))
        (PORT datae (1779:1779:1779) (1779:1779:1779))
        (PORT dataf (2672:2672:2672) (2672:2672:2672))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2780:2780:2780) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3471:3471:3471) (3471:3471:3471))
        (PORT d[1] (2338:2338:2338) (2338:2338:2338))
        (PORT d[2] (2652:2652:2652) (2652:2652:2652))
        (PORT d[3] (3133:3133:3133) (3133:3133:3133))
        (PORT d[4] (2481:2481:2481) (2481:2481:2481))
        (PORT d[5] (2526:2526:2526) (2526:2526:2526))
        (PORT d[6] (3137:3137:3137) (3137:3137:3137))
        (PORT d[7] (2733:2733:2733) (2733:2733:2733))
        (PORT d[8] (2799:2799:2799) (2799:2799:2799))
        (PORT d[9] (2054:2054:2054) (2054:2054:2054))
        (PORT d[10] (2859:2859:2859) (2859:2859:2859))
        (PORT d[11] (3144:3144:3144) (3144:3144:3144))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2780:2780:2780) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2780:2780:2780) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3214:3214:3214) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3572:3572:3572))
        (PORT d[1] (2402:2402:2402) (2402:2402:2402))
        (PORT d[2] (3386:3386:3386) (3386:3386:3386))
        (PORT d[3] (2558:2558:2558) (2558:2558:2558))
        (PORT d[4] (2509:2509:2509) (2509:2509:2509))
        (PORT d[5] (2576:2576:2576) (2576:2576:2576))
        (PORT d[6] (3111:3111:3111) (3111:3111:3111))
        (PORT d[7] (3565:3565:3565) (3565:3565:3565))
        (PORT d[8] (2743:2743:2743) (2743:2743:2743))
        (PORT d[9] (2543:2543:2543) (2543:2543:2543))
        (PORT d[10] (3102:3102:3102) (3102:3102:3102))
        (PORT d[11] (3174:3174:3174) (3174:3174:3174))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3214:3214:3214) (3214:3214:3214))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3214:3214:3214) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3144:3144:3144))
        (PORT d[1] (2380:2380:2380) (2380:2380:2380))
        (PORT d[2] (3404:3404:3404) (3404:3404:3404))
        (PORT d[3] (2905:2905:2905) (2905:2905:2905))
        (PORT d[4] (2494:2494:2494) (2494:2494:2494))
        (PORT d[5] (2527:2527:2527) (2527:2527:2527))
        (PORT d[6] (3150:3150:3150) (3150:3150:3150))
        (PORT d[7] (2933:2933:2933) (2933:2933:2933))
        (PORT d[8] (3289:3289:3289) (3289:3289:3289))
        (PORT d[9] (2452:2452:2452) (2452:2452:2452))
        (PORT d[10] (3107:3107:3107) (3107:3107:3107))
        (PORT d[11] (3153:3153:3153) (3153:3153:3153))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a484\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3269:3269:3269) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3148:3148:3148))
        (PORT d[1] (2517:2517:2517) (2517:2517:2517))
        (PORT d[2] (3343:3343:3343) (3343:3343:3343))
        (PORT d[3] (2874:2874:2874) (2874:2874:2874))
        (PORT d[4] (2811:2811:2811) (2811:2811:2811))
        (PORT d[5] (2623:2623:2623) (2623:2623:2623))
        (PORT d[6] (3667:3667:3667) (3667:3667:3667))
        (PORT d[7] (3270:3270:3270) (3270:3270:3270))
        (PORT d[8] (3064:3064:3064) (3064:3064:3064))
        (PORT d[9] (2604:2604:2604) (2604:2604:2604))
        (PORT d[10] (3057:3057:3057) (3057:3057:3057))
        (PORT d[11] (4597:4597:4597) (4597:4597:4597))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (3269:3269:3269) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (3269:3269:3269) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (2107:2107:2107) (2107:2107:2107))
        (PORT datac (578:578:578) (578:578:578))
        (PORT datad (757:757:757) (757:757:757))
        (PORT datae (298:298:298) (298:298:298))
        (PORT dataf (807:807:807) (807:807:807))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3171:3171:3171) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3200:3200:3200))
        (PORT d[1] (2655:2655:2655) (2655:2655:2655))
        (PORT d[2] (2071:2071:2071) (2071:2071:2071))
        (PORT d[3] (3208:3208:3208) (3208:3208:3208))
        (PORT d[4] (2283:2283:2283) (2283:2283:2283))
        (PORT d[5] (3142:3142:3142) (3142:3142:3142))
        (PORT d[6] (2667:2667:2667) (2667:2667:2667))
        (PORT d[7] (2931:2931:2931) (2931:2931:2931))
        (PORT d[8] (2590:2590:2590) (2590:2590:2590))
        (PORT d[9] (3170:3170:3170) (3170:3170:3170))
        (PORT d[10] (2808:2808:2808) (2808:2808:2808))
        (PORT d[11] (3106:3106:3106) (3106:3106:3106))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT ena (3171:3171:3171) (3171:3171:3171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (PORT d[0] (3171:3171:3171) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a452\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3267:3267:3267) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3231:3231:3231))
        (PORT d[1] (2980:2980:2980) (2980:2980:2980))
        (PORT d[2] (2293:2293:2293) (2293:2293:2293))
        (PORT d[3] (3196:3196:3196) (3196:3196:3196))
        (PORT d[4] (2871:2871:2871) (2871:2871:2871))
        (PORT d[5] (3523:3523:3523) (3523:3523:3523))
        (PORT d[6] (2350:2350:2350) (2350:2350:2350))
        (PORT d[7] (3216:3216:3216) (3216:3216:3216))
        (PORT d[8] (2629:2629:2629) (2629:2629:2629))
        (PORT d[9] (3357:3357:3357) (3357:3357:3357))
        (PORT d[10] (2998:2998:2998) (2998:2998:2998))
        (PORT d[11] (3146:3146:3146) (3146:3146:3146))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3267:3267:3267) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (3267:3267:3267) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3550:3550:3550) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4193:4193:4193))
        (PORT d[1] (3186:3186:3186) (3186:3186:3186))
        (PORT d[2] (3197:3197:3197) (3197:3197:3197))
        (PORT d[3] (3445:3445:3445) (3445:3445:3445))
        (PORT d[4] (3445:3445:3445) (3445:3445:3445))
        (PORT d[5] (4386:4386:4386) (4386:4386:4386))
        (PORT d[6] (2925:2925:2925) (2925:2925:2925))
        (PORT d[7] (3669:3669:3669) (3669:3669:3669))
        (PORT d[8] (3093:3093:3093) (3093:3093:3093))
        (PORT d[9] (4034:4034:4034) (4034:4034:4034))
        (PORT d[10] (3680:3680:3680) (3680:3680:3680))
        (PORT d[11] (3640:3640:3640) (3640:3640:3640))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3550:3550:3550) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3622:3622:3622) (3622:3622:3622))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4208:4208:4208))
        (PORT d[1] (3689:3689:3689) (3689:3689:3689))
        (PORT d[2] (2593:2593:2593) (2593:2593:2593))
        (PORT d[3] (3807:3807:3807) (3807:3807:3807))
        (PORT d[4] (3198:3198:3198) (3198:3198:3198))
        (PORT d[5] (4028:4028:4028) (4028:4028:4028))
        (PORT d[6] (3122:3122:3122) (3122:3122:3122))
        (PORT d[7] (3693:3693:3693) (3693:3693:3693))
        (PORT d[8] (3137:3137:3137) (3137:3137:3137))
        (PORT d[9] (4229:4229:4229) (4229:4229:4229))
        (PORT d[10] (3501:3501:3501) (3501:3501:3501))
        (PORT d[11] (3976:3976:3976) (3976:3976:3976))
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT ena (3622:3622:3622) (3622:3622:3622))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (PORT d[0] (3622:3622:3622) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2147:2147:2147) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2425:2425:2425) (2425:2425:2425))
        (PORT datab (2829:2829:2829) (2829:2829:2829))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (1201:1201:1201) (1201:1201:1201))
        (PORT dataf (1355:1355:1355) (1355:1355:1355))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w4_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2521:2521:2521))
        (PORT datab (2308:2308:2308) (2308:2308:2308))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (251:251:251) (251:251:251))
        (PORT datae (1968:1968:1968) (1968:1968:1968))
        (PORT dataf (1261:1261:1261) (1261:1261:1261))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (3510:3510:3510) (3510:3510:3510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5223:5223:5223) (5223:5223:5223))
        (PORT datab (688:688:688) (688:688:688))
        (PORT datad (605:605:605) (605:605:605))
        (PORT dataf (712:712:712) (712:712:712))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2407:2407:2407) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3125:3125:3125))
        (PORT d[1] (2584:2584:2584) (2584:2584:2584))
        (PORT d[2] (2555:2555:2555) (2555:2555:2555))
        (PORT d[3] (3231:3231:3231) (3231:3231:3231))
        (PORT d[4] (2529:2529:2529) (2529:2529:2529))
        (PORT d[5] (2787:2787:2787) (2787:2787:2787))
        (PORT d[6] (3020:3020:3020) (3020:3020:3020))
        (PORT d[7] (3361:3361:3361) (3361:3361:3361))
        (PORT d[8] (3555:3555:3555) (3555:3555:3555))
        (PORT d[9] (3546:3546:3546) (3546:3546:3546))
        (PORT d[10] (3257:3257:3257) (3257:3257:3257))
        (PORT d[11] (2786:2786:2786) (2786:2786:2786))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2407:2407:2407) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2407:2407:2407) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3721:3721:3721) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4246:4246:4246))
        (PORT d[1] (2945:2945:2945) (2945:2945:2945))
        (PORT d[2] (2867:2867:2867) (2867:2867:2867))
        (PORT d[3] (3835:3835:3835) (3835:3835:3835))
        (PORT d[4] (3140:3140:3140) (3140:3140:3140))
        (PORT d[5] (3997:3997:3997) (3997:3997:3997))
        (PORT d[6] (3160:3160:3160) (3160:3160:3160))
        (PORT d[7] (3650:3650:3650) (3650:3650:3650))
        (PORT d[8] (3189:3189:3189) (3189:3189:3189))
        (PORT d[9] (4272:4272:4272) (4272:4272:4272))
        (PORT d[10] (3539:3539:3539) (3539:3539:3539))
        (PORT d[11] (3719:3719:3719) (3719:3719:3719))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3721:3721:3721) (3721:3721:3721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (3721:3721:3721) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a195\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3459:3459:3459) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3264:3264:3264))
        (PORT d[1] (3146:3146:3146) (3146:3146:3146))
        (PORT d[2] (2684:2684:2684) (2684:2684:2684))
        (PORT d[3] (3413:3413:3413) (3413:3413:3413))
        (PORT d[4] (2852:2852:2852) (2852:2852:2852))
        (PORT d[5] (3872:3872:3872) (3872:3872:3872))
        (PORT d[6] (2766:2766:2766) (2766:2766:2766))
        (PORT d[7] (4338:4338:4338) (4338:4338:4338))
        (PORT d[8] (3453:3453:3453) (3453:3453:3453))
        (PORT d[9] (4340:4340:4340) (4340:4340:4340))
        (PORT d[10] (3614:3614:3614) (3614:3614:3614))
        (PORT d[11] (2894:2894:2894) (2894:2894:2894))
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT ena (3459:3459:3459) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (PORT d[0] (3459:3459:3459) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3525:3525:3525) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2913:2913:2913))
        (PORT d[1] (2629:2629:2629) (2629:2629:2629))
        (PORT d[2] (2645:2645:2645) (2645:2645:2645))
        (PORT d[3] (3421:3421:3421) (3421:3421:3421))
        (PORT d[4] (2900:2900:2900) (2900:2900:2900))
        (PORT d[5] (3556:3556:3556) (3556:3556:3556))
        (PORT d[6] (2962:2962:2962) (2962:2962:2962))
        (PORT d[7] (4651:4651:4651) (4651:4651:4651))
        (PORT d[8] (3424:3424:3424) (3424:3424:3424))
        (PORT d[9] (4653:4653:4653) (4653:4653:4653))
        (PORT d[10] (3915:3915:3915) (3915:3915:3915))
        (PORT d[11] (3013:3013:3013) (3013:3013:3013))
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT ena (3525:3525:3525) (3525:3525:3525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (PORT d[0] (3525:3525:3525) (3525:3525:3525))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2519:2519:2519))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (858:858:858) (858:858:858))
        (PORT datad (1924:1924:1924) (1924:1924:1924))
        (PORT datae (1761:1761:1761) (1761:1761:1761))
        (PORT dataf (1754:1754:1754) (1754:1754:1754))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2829:2829:2829) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2769:2769:2769))
        (PORT d[1] (2281:2281:2281) (2281:2281:2281))
        (PORT d[2] (2539:2539:2539) (2539:2539:2539))
        (PORT d[3] (3171:3171:3171) (3171:3171:3171))
        (PORT d[4] (2269:2269:2269) (2269:2269:2269))
        (PORT d[5] (3173:3173:3173) (3173:3173:3173))
        (PORT d[6] (2241:2241:2241) (2241:2241:2241))
        (PORT d[7] (3871:3871:3871) (3871:3871:3871))
        (PORT d[8] (3187:3187:3187) (3187:3187:3187))
        (PORT d[9] (2972:2972:2972) (2972:2972:2972))
        (PORT d[10] (3048:3048:3048) (3048:3048:3048))
        (PORT d[11] (3106:3106:3106) (3106:3106:3106))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2829:2829:2829) (2829:2829:2829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2829:2829:2829) (2829:2829:2829))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2846:2846:2846))
        (PORT d[1] (2344:2344:2344) (2344:2344:2344))
        (PORT d[2] (2419:2419:2419) (2419:2419:2419))
        (PORT d[3] (3221:3221:3221) (3221:3221:3221))
        (PORT d[4] (2565:2565:2565) (2565:2565:2565))
        (PORT d[5] (3746:3746:3746) (3746:3746:3746))
        (PORT d[6] (2988:2988:2988) (2988:2988:2988))
        (PORT d[7] (3329:3329:3329) (3329:3329:3329))
        (PORT d[8] (3575:3575:3575) (3575:3575:3575))
        (PORT d[9] (3531:3531:3531) (3531:3531:3531))
        (PORT d[10] (3228:3228:3228) (3228:3228:3228))
        (PORT d[11] (2810:2810:2810) (2810:2810:2810))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2884:2884:2884) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a451\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3900:3900:3900) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3759:3759:3759))
        (PORT d[1] (3557:3557:3557) (3557:3557:3557))
        (PORT d[2] (3444:3444:3444) (3444:3444:3444))
        (PORT d[3] (3138:3138:3138) (3138:3138:3138))
        (PORT d[4] (3164:3164:3164) (3164:3164:3164))
        (PORT d[5] (4202:4202:4202) (4202:4202:4202))
        (PORT d[6] (3107:3107:3107) (3107:3107:3107))
        (PORT d[7] (3997:3997:3997) (3997:3997:3997))
        (PORT d[8] (3469:3469:3469) (3469:3469:3469))
        (PORT d[9] (4010:4010:4010) (4010:4010:4010))
        (PORT d[10] (3241:3241:3241) (3241:3241:3241))
        (PORT d[11] (3046:3046:3046) (3046:3046:3046))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3900:3900:3900) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (3900:3900:3900) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a483\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3160:3160:3160))
        (PORT d[1] (2278:2278:2278) (2278:2278:2278))
        (PORT d[2] (2524:2524:2524) (2524:2524:2524))
        (PORT d[3] (3181:3181:3181) (3181:3181:3181))
        (PORT d[4] (2247:2247:2247) (2247:2247:2247))
        (PORT d[5] (2757:2757:2757) (2757:2757:2757))
        (PORT d[6] (3044:3044:3044) (3044:3044:3044))
        (PORT d[7] (3570:3570:3570) (3570:3570:3570))
        (PORT d[8] (3226:3226:3226) (3226:3226:3226))
        (PORT d[9] (3850:3850:3850) (3850:3850:3850))
        (PORT d[10] (3512:3512:3512) (3512:3512:3512))
        (PORT d[11] (2382:2382:2382) (2382:2382:2382))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a419\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2521:2521:2521) (2521:2521:2521))
        (PORT datab (2310:2310:2310) (2310:2310:2310))
        (PORT datac (564:564:564) (564:564:564))
        (PORT datad (880:880:880) (880:880:880))
        (PORT datae (2057:2057:2057) (2057:2057:2057))
        (PORT dataf (806:806:806) (806:806:806))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2552:2552:2552) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2824:2824:2824))
        (PORT d[1] (2994:2994:2994) (2994:2994:2994))
        (PORT d[2] (2642:2642:2642) (2642:2642:2642))
        (PORT d[3] (2547:2547:2547) (2547:2547:2547))
        (PORT d[4] (2579:2579:2579) (2579:2579:2579))
        (PORT d[5] (3643:3643:3643) (3643:3643:3643))
        (PORT d[6] (4380:4380:4380) (4380:4380:4380))
        (PORT d[7] (3172:3172:3172) (3172:3172:3172))
        (PORT d[8] (2747:2747:2747) (2747:2747:2747))
        (PORT d[9] (3343:3343:3343) (3343:3343:3343))
        (PORT d[10] (2752:2752:2752) (2752:2752:2752))
        (PORT d[11] (2428:2428:2428) (2428:2428:2428))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2552:2552:2552) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2552:2552:2552) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2942:2942:2942) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3157:3157:3157))
        (PORT d[1] (2847:2847:2847) (2847:2847:2847))
        (PORT d[2] (1994:1994:1994) (1994:1994:1994))
        (PORT d[3] (3246:3246:3246) (3246:3246:3246))
        (PORT d[4] (2238:2238:2238) (2238:2238:2238))
        (PORT d[5] (3659:3659:3659) (3659:3659:3659))
        (PORT d[6] (3034:3034:3034) (3034:3034:3034))
        (PORT d[7] (3595:3595:3595) (3595:3595:3595))
        (PORT d[8] (3523:3523:3523) (3523:3523:3523))
        (PORT d[9] (3560:3560:3560) (3560:3560:3560))
        (PORT d[10] (3282:3282:3282) (3282:3282:3282))
        (PORT d[11] (2746:2746:2746) (2746:2746:2746))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2942:2942:2942) (2942:2942:2942))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2942:2942:2942) (2942:2942:2942))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2323:2323:2323))
        (PORT d[1] (2147:2147:2147) (2147:2147:2147))
        (PORT d[2] (3217:3217:3217) (3217:3217:3217))
        (PORT d[3] (2568:2568:2568) (2568:2568:2568))
        (PORT d[4] (2520:2520:2520) (2520:2520:2520))
        (PORT d[5] (2708:2708:2708) (2708:2708:2708))
        (PORT d[6] (2249:2249:2249) (2249:2249:2249))
        (PORT d[7] (3776:3776:3776) (3776:3776:3776))
        (PORT d[8] (3582:3582:3582) (3582:3582:3582))
        (PORT d[9] (3710:3710:3710) (3710:3710:3710))
        (PORT d[10] (3104:3104:3104) (3104:3104:3104))
        (PORT d[11] (2371:2371:2371) (2371:2371:2371))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2883:2883:2883) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2883:2883:2883) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (2922:2922:2922))
        (PORT d[1] (3694:3694:3694) (3694:3694:3694))
        (PORT d[2] (2676:2676:2676) (2676:2676:2676))
        (PORT d[3] (3194:3194:3194) (3194:3194:3194))
        (PORT d[4] (2884:2884:2884) (2884:2884:2884))
        (PORT d[5] (3885:3885:3885) (3885:3885:3885))
        (PORT d[6] (2996:2996:2996) (2996:2996:2996))
        (PORT d[7] (4381:4381:4381) (4381:4381:4381))
        (PORT d[8] (3403:3403:3403) (3403:3403:3403))
        (PORT d[9] (4352:4352:4352) (4352:4352:4352))
        (PORT d[10] (3896:3896:3896) (3896:3896:3896))
        (PORT d[11] (2986:2986:2986) (2986:2986:2986))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3448:3448:3448) (3448:3448:3448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3448:3448:3448) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2523:2523:2523) (2523:2523:2523))
        (PORT datab (2307:2307:2307) (2307:2307:2307))
        (PORT datac (1306:1306:1306) (1306:1306:1306))
        (PORT datad (835:835:835) (835:835:835))
        (PORT datae (976:976:976) (976:976:976))
        (PORT dataf (1485:1485:1485) (1485:1485:1485))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3423:3423:3423) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3511:3511:3511))
        (PORT d[1] (2889:2889:2889) (2889:2889:2889))
        (PORT d[2] (3120:3120:3120) (3120:3120:3120))
        (PORT d[3] (3749:3749:3749) (3749:3749:3749))
        (PORT d[4] (3523:3523:3523) (3523:3523:3523))
        (PORT d[5] (3237:3237:3237) (3237:3237:3237))
        (PORT d[6] (3708:3708:3708) (3708:3708:3708))
        (PORT d[7] (3675:3675:3675) (3675:3675:3675))
        (PORT d[8] (3204:3204:3204) (3204:3204:3204))
        (PORT d[9] (3904:3904:3904) (3904:3904:3904))
        (PORT d[10] (3471:3471:3471) (3471:3471:3471))
        (PORT d[11] (3335:3335:3335) (3335:3335:3335))
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3423:3423:3423) (3423:3423:3423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT d[0] (3423:3423:3423) (3423:3423:3423))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT ena (3533:3533:3533) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3448:3448:3448))
        (PORT d[1] (2800:2800:2800) (2800:2800:2800))
        (PORT d[2] (3033:3033:3033) (3033:3033:3033))
        (PORT d[3] (3799:3799:3799) (3799:3799:3799))
        (PORT d[4] (4071:4071:4071) (4071:4071:4071))
        (PORT d[5] (4271:4271:4271) (4271:4271:4271))
        (PORT d[6] (2828:2828:2828) (2828:2828:2828))
        (PORT d[7] (3563:3563:3563) (3563:3563:3563))
        (PORT d[8] (3554:3554:3554) (3554:3554:3554))
        (PORT d[9] (3721:3721:3721) (3721:3721:3721))
        (PORT d[10] (3998:3998:3998) (3998:3998:3998))
        (PORT d[11] (3588:3588:3588) (3588:3588:3588))
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT ena (3533:3533:3533) (3533:3533:3533))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2381:2381:2381))
        (PORT d[1] (2214:2214:2214) (2214:2214:2214))
        (PORT d[2] (2193:2193:2193) (2193:2193:2193))
        (PORT d[3] (3119:3119:3119) (3119:3119:3119))
        (PORT d[4] (2733:2733:2733) (2733:2733:2733))
        (PORT d[5] (3199:3199:3199) (3199:3199:3199))
        (PORT d[6] (2311:2311:2311) (2311:2311:2311))
        (PORT d[7] (3471:3471:3471) (3471:3471:3471))
        (PORT d[8] (2919:2919:2919) (2919:2919:2919))
        (PORT d[9] (2926:2926:2926) (2926:2926:2926))
        (PORT d[10] (3393:3393:3393) (3393:3393:3393))
        (PORT d[11] (3133:3133:3133) (3133:3133:3133))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2806:2806:2806) (2806:2806:2806))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2806:2806:2806) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3398:3398:3398) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3648:3648:3648))
        (PORT d[1] (3428:3428:3428) (3428:3428:3428))
        (PORT d[2] (3727:3727:3727) (3727:3727:3727))
        (PORT d[3] (4089:4089:4089) (4089:4089:4089))
        (PORT d[4] (3457:3457:3457) (3457:3457:3457))
        (PORT d[5] (4896:4896:4896) (4896:4896:4896))
        (PORT d[6] (3827:3827:3827) (3827:3827:3827))
        (PORT d[7] (3322:3322:3322) (3322:3322:3322))
        (PORT d[8] (3873:3873:3873) (3873:3873:3873))
        (PORT d[9] (3296:3296:3296) (3296:3296:3296))
        (PORT d[10] (3423:3423:3423) (3423:3423:3423))
        (PORT d[11] (3711:3711:3711) (3711:3711:3711))
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT ena (3398:3398:3398) (3398:3398:3398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (PORT d[0] (3398:3398:3398) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2519:2519:2519) (2519:2519:2519))
        (PORT datab (2312:2312:2312) (2312:2312:2312))
        (PORT datac (1659:1659:1659) (1659:1659:1659))
        (PORT datad (1925:1925:1925) (1925:1925:1925))
        (PORT datae (773:773:773) (773:773:773))
        (PORT dataf (2412:2412:2412) (2412:2412:2412))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w3_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2181:2181:2181))
        (PORT datab (2717:2717:2717) (2717:2717:2717))
        (PORT datac (246:246:246) (246:246:246))
        (PORT datad (250:250:250) (250:250:250))
        (PORT datae (244:244:244) (244:244:244))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1886:1886:1886) (1886:1886:1886))
        (PORT ena (3510:3510:3510) (3510:3510:3510))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5316:5316:5316) (5316:5316:5316))
        (PORT datab (372:372:372) (372:372:372))
        (PORT datac (880:880:880) (880:880:880))
        (PORT datad (391:391:391) (391:391:391))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3117:3117:3117) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3082:3082:3082))
        (PORT d[1] (2431:2431:2431) (2431:2431:2431))
        (PORT d[2] (2401:2401:2401) (2401:2401:2401))
        (PORT d[3] (3349:3349:3349) (3349:3349:3349))
        (PORT d[4] (2574:2574:2574) (2574:2574:2574))
        (PORT d[5] (3398:3398:3398) (3398:3398:3398))
        (PORT d[6] (2895:2895:2895) (2895:2895:2895))
        (PORT d[7] (2924:2924:2924) (2924:2924:2924))
        (PORT d[8] (3245:3245:3245) (3245:3245:3245))
        (PORT d[9] (3115:3115:3115) (3115:3115:3115))
        (PORT d[10] (3365:3365:3365) (3365:3365:3365))
        (PORT d[11] (3638:3638:3638) (3638:3638:3638))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3117:3117:3117) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (3117:3117:3117) (3117:3117:3117))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a482\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (3395:3395:3395) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
        (PORT d[1] (2677:2677:2677) (2677:2677:2677))
        (PORT d[2] (2760:2760:2760) (2760:2760:2760))
        (PORT d[3] (4475:4475:4475) (4475:4475:4475))
        (PORT d[4] (2516:2516:2516) (2516:2516:2516))
        (PORT d[5] (3735:3735:3735) (3735:3735:3735))
        (PORT d[6] (3546:3546:3546) (3546:3546:3546))
        (PORT d[7] (3233:3233:3233) (3233:3233:3233))
        (PORT d[8] (3671:3671:3671) (3671:3671:3671))
        (PORT d[9] (3085:3085:3085) (3085:3085:3085))
        (PORT d[10] (3849:3849:3849) (3849:3849:3849))
        (PORT d[11] (2930:2930:2930) (2930:2930:2930))
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT ena (3395:3395:3395) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (PORT d[0] (3395:3395:3395) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3829:3829:3829))
        (PORT d[1] (3113:3113:3113) (3113:3113:3113))
        (PORT d[2] (3086:3086:3086) (3086:3086:3086))
        (PORT d[3] (3470:3470:3470) (3470:3470:3470))
        (PORT d[4] (3513:3513:3513) (3513:3513:3513))
        (PORT d[5] (3896:3896:3896) (3896:3896:3896))
        (PORT d[6] (3446:3446:3446) (3446:3446:3446))
        (PORT d[7] (3599:3599:3599) (3599:3599:3599))
        (PORT d[8] (3227:3227:3227) (3227:3227:3227))
        (PORT d[9] (3872:3872:3872) (3872:3872:3872))
        (PORT d[10] (3457:3457:3457) (3457:3457:3457))
        (PORT d[11] (3582:3582:3582) (3582:3582:3582))
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT ena (3378:3378:3378) (3378:3378:3378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (PORT d[0] (3378:3378:3378) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2113:2113:2113) (2113:2113:2113))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3602:3602:3602) (3602:3602:3602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3939:3939:3939))
        (PORT d[1] (3163:3163:3163) (3163:3163:3163))
        (PORT d[2] (3170:3170:3170) (3170:3170:3170))
        (PORT d[3] (4167:4167:4167) (4167:4167:4167))
        (PORT d[4] (3168:3168:3168) (3168:3168:3168))
        (PORT d[5] (4125:4125:4125) (4125:4125:4125))
        (PORT d[6] (3452:3452:3452) (3452:3452:3452))
        (PORT d[7] (3697:3697:3697) (3697:3697:3697))
        (PORT d[8] (3506:3506:3506) (3506:3506:3506))
        (PORT d[9] (3983:3983:3983) (3983:3983:3983))
        (PORT d[10] (3937:3937:3937) (3937:3937:3937))
        (PORT d[11] (4078:4078:4078) (4078:4078:4078))
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT ena (3602:3602:3602) (3602:3602:3602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2027:2027:2027) (2027:2027:2027))
        (PORT d[0] (3602:3602:3602) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2878:2878:2878) (2878:2878:2878))
        (PORT datab (550:550:550) (550:550:550))
        (PORT datac (2640:2640:2640) (2640:2640:2640))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (PORT datae (1396:1396:1396) (1396:1396:1396))
        (PORT dataf (1872:1872:1872) (1872:1872:1872))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2921:2921:2921) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3142:3142:3142))
        (PORT d[1] (2606:2606:2606) (2606:2606:2606))
        (PORT d[2] (2423:2423:2423) (2423:2423:2423))
        (PORT d[3] (3180:3180:3180) (3180:3180:3180))
        (PORT d[4] (2574:2574:2574) (2574:2574:2574))
        (PORT d[5] (3111:3111:3111) (3111:3111:3111))
        (PORT d[6] (2700:2700:2700) (2700:2700:2700))
        (PORT d[7] (3227:3227:3227) (3227:3227:3227))
        (PORT d[8] (3580:3580:3580) (3580:3580:3580))
        (PORT d[9] (3493:3493:3493) (3493:3493:3493))
        (PORT d[10] (2510:2510:2510) (2510:2510:2510))
        (PORT d[11] (2828:2828:2828) (2828:2828:2828))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (2921:2921:2921) (2921:2921:2921))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (2921:2921:2921) (2921:2921:2921))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a450\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3705:3705:3705) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4237:4237:4237))
        (PORT d[1] (3450:3450:3450) (3450:3450:3450))
        (PORT d[2] (3125:3125:3125) (3125:3125:3125))
        (PORT d[3] (4134:4134:4134) (4134:4134:4134))
        (PORT d[4] (3121:3121:3121) (3121:3121:3121))
        (PORT d[5] (3898:3898:3898) (3898:3898:3898))
        (PORT d[6] (3538:3538:3538) (3538:3538:3538))
        (PORT d[7] (3723:3723:3723) (3723:3723:3723))
        (PORT d[8] (3476:3476:3476) (3476:3476:3476))
        (PORT d[9] (4267:4267:4267) (4267:4267:4267))
        (PORT d[10] (3908:3908:3908) (3908:3908:3908))
        (PORT d[11] (4245:4245:4245) (4245:4245:4245))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3705:3705:3705) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3705:3705:3705) (3705:3705:3705))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3251:3251:3251) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3099:3099:3099))
        (PORT d[1] (2376:2376:2376) (2376:2376:2376))
        (PORT d[2] (2413:2413:2413) (2413:2413:2413))
        (PORT d[3] (3655:3655:3655) (3655:3655:3655))
        (PORT d[4] (2657:2657:2657) (2657:2657:2657))
        (PORT d[5] (3456:3456:3456) (3456:3456:3456))
        (PORT d[6] (2901:2901:2901) (2901:2901:2901))
        (PORT d[7] (2961:2961:2961) (2961:2961:2961))
        (PORT d[8] (3266:3266:3266) (3266:3266:3266))
        (PORT d[9] (3148:3148:3148) (3148:3148:3148))
        (PORT d[10] (3338:3338:3338) (3338:3338:3338))
        (PORT d[11] (3607:3607:3607) (3607:3607:3607))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3251:3251:3251) (3251:3251:3251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3251:3251:3251) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3495:3495:3495) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4182:4182:4182))
        (PORT d[1] (3241:3241:3241) (3241:3241:3241))
        (PORT d[2] (2838:2838:2838) (2838:2838:2838))
        (PORT d[3] (3808:3808:3808) (3808:3808:3808))
        (PORT d[4] (3181:3181:3181) (3181:3181:3181))
        (PORT d[5] (4013:4013:4013) (4013:4013:4013))
        (PORT d[6] (3146:3146:3146) (3146:3146:3146))
        (PORT d[7] (3685:3685:3685) (3685:3685:3685))
        (PORT d[8] (3178:3178:3178) (3178:3178:3178))
        (PORT d[9] (3934:3934:3934) (3934:3934:3934))
        (PORT d[10] (3765:3765:3765) (3765:3765:3765))
        (PORT d[11] (3723:3723:3723) (3723:3723:3723))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3495:3495:3495) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3495:3495:3495) (3495:3495:3495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2871:2871:2871) (2871:2871:2871))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (1775:1775:1775) (1775:1775:1775))
        (PORT datad (1070:1070:1070) (1070:1070:1070))
        (PORT datae (1500:1500:1500) (1500:1500:1500))
        (PORT dataf (2608:2608:2608) (2608:2608:2608))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3144:3144:3144))
        (PORT d[1] (2937:2937:2937) (2937:2937:2937))
        (PORT d[2] (2974:2974:2974) (2974:2974:2974))
        (PORT d[3] (2616:2616:2616) (2616:2616:2616))
        (PORT d[4] (2675:2675:2675) (2675:2675:2675))
        (PORT d[5] (3556:3556:3556) (3556:3556:3556))
        (PORT d[6] (4052:4052:4052) (4052:4052:4052))
        (PORT d[7] (2890:2890:2890) (2890:2890:2890))
        (PORT d[8] (3646:3646:3646) (3646:3646:3646))
        (PORT d[9] (3002:3002:3002) (3002:3002:3002))
        (PORT d[10] (2768:2768:2768) (2768:2768:2768))
        (PORT d[11] (2756:2756:2756) (2756:2756:2756))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a418\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (3068:3068:3068) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3156:3156:3156) (3156:3156:3156))
        (PORT d[1] (2641:2641:2641) (2641:2641:2641))
        (PORT d[2] (2964:2964:2964) (2964:2964:2964))
        (PORT d[3] (2903:2903:2903) (2903:2903:2903))
        (PORT d[4] (2929:2929:2929) (2929:2929:2929))
        (PORT d[5] (3590:3590:3590) (3590:3590:3590))
        (PORT d[6] (4016:4016:4016) (4016:4016:4016))
        (PORT d[7] (2861:2861:2861) (2861:2861:2861))
        (PORT d[8] (2789:2789:2789) (2789:2789:2789))
        (PORT d[9] (2980:2980:2980) (2980:2980:2980))
        (PORT d[10] (2751:2751:2751) (2751:2751:2751))
        (PORT d[11] (2764:2764:2764) (2764:2764:2764))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (3068:3068:3068) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (3068:3068:3068) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (3168:3168:3168) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3807:3807:3807))
        (PORT d[1] (3103:3103:3103) (3103:3103:3103))
        (PORT d[2] (2580:2580:2580) (2580:2580:2580))
        (PORT d[3] (3773:3773:3773) (3773:3773:3773))
        (PORT d[4] (2760:2760:2760) (2760:2760:2760))
        (PORT d[5] (3830:3830:3830) (3830:3830:3830))
        (PORT d[6] (3150:3150:3150) (3150:3150:3150))
        (PORT d[7] (3314:3314:3314) (3314:3314:3314))
        (PORT d[8] (3470:3470:3470) (3470:3470:3470))
        (PORT d[9] (3782:3782:3782) (3782:3782:3782))
        (PORT d[10] (3119:3119:3119) (3119:3119:3119))
        (PORT d[11] (3265:3265:3265) (3265:3265:3265))
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (3168:3168:3168) (3168:3168:3168))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT d[0] (3168:3168:3168) (3168:3168:3168))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3833:3833:3833))
        (PORT d[1] (3174:3174:3174) (3174:3174:3174))
        (PORT d[2] (2923:2923:2923) (2923:2923:2923))
        (PORT d[3] (3571:3571:3571) (3571:3571:3571))
        (PORT d[4] (3547:3547:3547) (3547:3547:3547))
        (PORT d[5] (4787:4787:4787) (4787:4787:4787))
        (PORT d[6] (3274:3274:3274) (3274:3274:3274))
        (PORT d[7] (3662:3662:3662) (3662:3662:3662))
        (PORT d[8] (3863:3863:3863) (3863:3863:3863))
        (PORT d[9] (3750:3750:3750) (3750:3750:3750))
        (PORT d[10] (4091:4091:4091) (4091:4091:4091))
        (PORT d[11] (3560:3560:3560) (3560:3560:3560))
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT ena (3301:3301:3301) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (PORT d[0] (3301:3301:3301) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2881:2881:2881) (2881:2881:2881))
        (PORT datab (1111:1111:1111) (1111:1111:1111))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (2635:2635:2635) (2635:2635:2635))
        (PORT datae (1113:1113:1113) (1113:1113:1113))
        (PORT dataf (1976:1976:1976) (1976:1976:1976))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
        (PORT d[1] (2476:2476:2476) (2476:2476:2476))
        (PORT d[2] (2320:2320:2320) (2320:2320:2320))
        (PORT d[3] (3233:3233:3233) (3233:3233:3233))
        (PORT d[4] (3219:3219:3219) (3219:3219:3219))
        (PORT d[5] (3417:3417:3417) (3417:3417:3417))
        (PORT d[6] (2633:2633:2633) (2633:2633:2633))
        (PORT d[7] (2938:2938:2938) (2938:2938:2938))
        (PORT d[8] (2612:2612:2612) (2612:2612:2612))
        (PORT d[9] (3152:3152:3152) (3152:3152:3152))
        (PORT d[10] (2823:2823:2823) (2823:2823:2823))
        (PORT d[11] (3171:3171:3171) (3171:3171:3171))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (3698:3698:3698) (3698:3698:3698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (3698:3698:3698) (3698:3698:3698))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2934:2934:2934) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3641:3641:3641))
        (PORT d[1] (2755:2755:2755) (2755:2755:2755))
        (PORT d[2] (2439:2439:2439) (2439:2439:2439))
        (PORT d[3] (3395:3395:3395) (3395:3395:3395))
        (PORT d[4] (2935:2935:2935) (2935:2935:2935))
        (PORT d[5] (3513:3513:3513) (3513:3513:3513))
        (PORT d[6] (3020:3020:3020) (3020:3020:3020))
        (PORT d[7] (2995:2995:2995) (2995:2995:2995))
        (PORT d[8] (3535:3535:3535) (3535:3535:3535))
        (PORT d[9] (3390:3390:3390) (3390:3390:3390))
        (PORT d[10] (3479:3479:3479) (3479:3479:3479))
        (PORT d[11] (3288:3288:3288) (3288:3288:3288))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2934:2934:2934) (2934:2934:2934))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (2934:2934:2934) (2934:2934:2934))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3641:3641:3641))
        (PORT d[1] (3637:3637:3637) (3637:3637:3637))
        (PORT d[2] (3386:3386:3386) (3386:3386:3386))
        (PORT d[3] (4227:4227:4227) (4227:4227:4227))
        (PORT d[4] (2909:2909:2909) (2909:2909:2909))
        (PORT d[5] (3721:3721:3721) (3721:3721:3721))
        (PORT d[6] (3966:3966:3966) (3966:3966:3966))
        (PORT d[7] (3658:3658:3658) (3658:3658:3658))
        (PORT d[8] (3272:3272:3272) (3272:3272:3272))
        (PORT d[9] (3513:3513:3513) (3513:3513:3513))
        (PORT d[10] (3078:3078:3078) (3078:3078:3078))
        (PORT d[11] (3199:3199:3199) (3199:3199:3199))
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT ena (3377:3377:3377) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (PORT d[0] (3377:3377:3377) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3519:3519:3519) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3182:3182:3182))
        (PORT d[1] (2779:2779:2779) (2779:2779:2779))
        (PORT d[2] (2506:2506:2506) (2506:2506:2506))
        (PORT d[3] (3712:3712:3712) (3712:3712:3712))
        (PORT d[4] (2720:2720:2720) (2720:2720:2720))
        (PORT d[5] (3743:3743:3743) (3743:3743:3743))
        (PORT d[6] (3085:3085:3085) (3085:3085:3085))
        (PORT d[7] (3299:3299:3299) (3299:3299:3299))
        (PORT d[8] (3568:3568:3568) (3568:3568:3568))
        (PORT d[9] (3487:3487:3487) (3487:3487:3487))
        (PORT d[10] (3802:3802:3802) (3802:3802:3802))
        (PORT d[11] (3267:3267:3267) (3267:3267:3267))
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT ena (3519:3519:3519) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2143:2143:2143))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2872:2872:2872) (2872:2872:2872))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (2646:2646:2646) (2646:2646:2646))
        (PORT datad (787:787:787) (787:787:787))
        (PORT datae (1534:1534:1534) (1534:1534:1534))
        (PORT dataf (624:624:624) (624:624:624))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w2_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2423:2423:2423))
        (PORT datab (261:261:261) (261:261:261))
        (PORT datac (2277:2277:2277) (2277:2277:2277))
        (PORT datad (243:243:243) (243:243:243))
        (PORT datae (217:217:217) (217:217:217))
        (PORT dataf (206:206:206) (206:206:206))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (4011:4011:4011) (4011:4011:4011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5320:5320:5320) (5320:5320:5320))
        (PORT datac (389:389:389) (389:389:389))
        (PORT datad (360:360:360) (360:360:360))
        (PORT datae (830:830:830) (830:830:830))
        (PORT dataf (674:674:674) (674:674:674))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (539:539:539) (539:539:539))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2480:2480:2480))
        (PORT d[1] (3704:3704:3704) (3704:3704:3704))
        (PORT d[2] (2402:2402:2402) (2402:2402:2402))
        (PORT d[3] (3498:3498:3498) (3498:3498:3498))
        (PORT d[4] (3333:3333:3333) (3333:3333:3333))
        (PORT d[5] (2373:2373:2373) (2373:2373:2373))
        (PORT d[6] (2481:2481:2481) (2481:2481:2481))
        (PORT d[7] (2580:2580:2580) (2580:2580:2580))
        (PORT d[8] (3148:3148:3148) (3148:3148:3148))
        (PORT d[9] (2753:2753:2753) (2753:2753:2753))
        (PORT d[10] (2505:2505:2505) (2505:2505:2505))
        (PORT d[11] (3827:3827:3827) (3827:3827:3827))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2668:2668:2668) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a478\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2567:2567:2567))
        (PORT d[1] (3965:3965:3965) (3965:3965:3965))
        (PORT d[2] (4541:4541:4541) (4541:4541:4541))
        (PORT d[3] (3807:3807:3807) (3807:3807:3807))
        (PORT d[4] (4235:4235:4235) (4235:4235:4235))
        (PORT d[5] (2673:2673:2673) (2673:2673:2673))
        (PORT d[6] (3027:3027:3027) (3027:3027:3027))
        (PORT d[7] (4092:4092:4092) (4092:4092:4092))
        (PORT d[8] (3959:3959:3959) (3959:3959:3959))
        (PORT d[9] (2956:2956:2956) (2956:2956:2956))
        (PORT d[10] (3614:3614:3614) (3614:3614:3614))
        (PORT d[11] (3941:3941:3941) (3941:3941:3941))
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT ena (3156:3156:3156) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (PORT d[0] (3156:3156:3156) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2964:2964:2964))
        (PORT d[1] (3677:3677:3677) (3677:3677:3677))
        (PORT d[2] (4239:4239:4239) (4239:4239:4239))
        (PORT d[3] (4368:4368:4368) (4368:4368:4368))
        (PORT d[4] (4523:4523:4523) (4523:4523:4523))
        (PORT d[5] (2695:2695:2695) (2695:2695:2695))
        (PORT d[6] (3766:3766:3766) (3766:3766:3766))
        (PORT d[7] (4077:4077:4077) (4077:4077:4077))
        (PORT d[8] (4734:4734:4734) (4734:4734:4734))
        (PORT d[9] (2916:2916:2916) (2916:2916:2916))
        (PORT d[10] (3602:3602:3602) (3602:3602:3602))
        (PORT d[11] (3879:3879:3879) (3879:3879:3879))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (3279:3279:3279) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (828:828:828))
        (PORT datab (3053:3053:3053) (3053:3053:3053))
        (PORT datac (885:885:885) (885:885:885))
        (PORT datad (4043:4043:4043) (4043:4043:4043))
        (PORT datae (1320:1320:1320) (1320:1320:1320))
        (PORT dataf (1185:1185:1185) (1185:1185:1185))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (2621:2621:2621) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2375:2375:2375))
        (PORT d[1] (3128:3128:3128) (3128:3128:3128))
        (PORT d[2] (1955:1955:1955) (1955:1955:1955))
        (PORT d[3] (3113:3113:3113) (3113:3113:3113))
        (PORT d[4] (4368:4368:4368) (4368:4368:4368))
        (PORT d[5] (2111:2111:2111) (2111:2111:2111))
        (PORT d[6] (3031:3031:3031) (3031:3031:3031))
        (PORT d[7] (3566:3566:3566) (3566:3566:3566))
        (PORT d[8] (3716:3716:3716) (3716:3716:3716))
        (PORT d[9] (2424:2424:2424) (2424:2424:2424))
        (PORT d[10] (2412:2412:2412) (2412:2412:2412))
        (PORT d[11] (3674:3674:3674) (3674:3674:3674))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (2621:2621:2621) (2621:2621:2621))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (2621:2621:2621) (2621:2621:2621))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a446\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3205:3205:3205) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3182:3182:3182))
        (PORT d[1] (3639:3639:3639) (3639:3639:3639))
        (PORT d[2] (3979:3979:3979) (3979:3979:3979))
        (PORT d[3] (3331:3331:3331) (3331:3331:3331))
        (PORT d[4] (4361:4361:4361) (4361:4361:4361))
        (PORT d[5] (2970:2970:2970) (2970:2970:2970))
        (PORT d[6] (3581:3581:3581) (3581:3581:3581))
        (PORT d[7] (3718:3718:3718) (3718:3718:3718))
        (PORT d[8] (3701:3701:3701) (3701:3701:3701))
        (PORT d[9] (4248:4248:4248) (4248:4248:4248))
        (PORT d[10] (4053:4053:4053) (4053:4053:4053))
        (PORT d[11] (3680:3680:3680) (3680:3680:3680))
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT ena (3205:3205:3205) (3205:3205:3205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (PORT d[0] (3205:3205:3205) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2925:2925:2925))
        (PORT d[1] (3593:3593:3593) (3593:3593:3593))
        (PORT d[2] (4515:4515:4515) (4515:4515:4515))
        (PORT d[3] (3054:3054:3054) (3054:3054:3054))
        (PORT d[4] (4883:4883:4883) (4883:4883:4883))
        (PORT d[5] (3153:3153:3153) (3153:3153:3153))
        (PORT d[6] (3277:3277:3277) (3277:3277:3277))
        (PORT d[7] (3676:3676:3676) (3676:3676:3676))
        (PORT d[8] (4227:4227:4227) (4227:4227:4227))
        (PORT d[9] (3231:3231:3231) (3231:3231:3231))
        (PORT d[10] (4291:4291:4291) (4291:4291:4291))
        (PORT d[11] (3685:3685:3685) (3685:3685:3685))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (3189:3189:3189) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1476:1476:1476))
        (PORT datab (572:572:572) (572:572:572))
        (PORT datac (1772:1772:1772) (1772:1772:1772))
        (PORT datad (4037:4037:4037) (4037:4037:4037))
        (PORT datae (1710:1710:1710) (1710:1710:1710))
        (PORT dataf (2995:2995:2995) (2995:2995:2995))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2849:2849:2849) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2739:2739:2739))
        (PORT d[1] (3281:3281:3281) (3281:3281:3281))
        (PORT d[2] (4530:4530:4530) (4530:4530:4530))
        (PORT d[3] (3355:3355:3355) (3355:3355:3355))
        (PORT d[4] (4895:4895:4895) (4895:4895:4895))
        (PORT d[5] (3178:3178:3178) (3178:3178:3178))
        (PORT d[6] (3219:3219:3219) (3219:3219:3219))
        (PORT d[7] (3358:3358:3358) (3358:3358:3358))
        (PORT d[8] (4190:4190:4190) (4190:4190:4190))
        (PORT d[9] (3533:3533:3533) (3533:3533:3533))
        (PORT d[10] (4272:4272:4272) (4272:4272:4272))
        (PORT d[11] (3701:3701:3701) (3701:3701:3701))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2849:2849:2849) (2849:2849:2849))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2849:2849:2849) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a510\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT ena (2881:2881:2881) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2898:2898:2898) (2898:2898:2898))
        (PORT d[1] (3477:3477:3477) (3477:3477:3477))
        (PORT d[2] (4034:4034:4034) (4034:4034:4034))
        (PORT d[3] (3427:3427:3427) (3427:3427:3427))
        (PORT d[4] (3919:3919:3919) (3919:3919:3919))
        (PORT d[5] (2919:2919:2919) (2919:2919:2919))
        (PORT d[6] (3019:3019:3019) (3019:3019:3019))
        (PORT d[7] (4019:4019:4019) (4019:4019:4019))
        (PORT d[8] (3754:3754:3754) (3754:3754:3754))
        (PORT d[9] (3096:3096:3096) (3096:3096:3096))
        (PORT d[10] (3281:3281:3281) (3281:3281:3281))
        (PORT d[11] (3581:3581:3581) (3581:3581:3581))
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT ena (2881:2881:2881) (2881:2881:2881))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (PORT d[0] (2881:2881:2881) (2881:2881:2881))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2119:2119:2119) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (3604:3604:3604) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2948:2948:2948))
        (PORT d[1] (3694:3694:3694) (3694:3694:3694))
        (PORT d[2] (4483:4483:4483) (4483:4483:4483))
        (PORT d[3] (4127:4127:4127) (4127:4127:4127))
        (PORT d[4] (4285:4285:4285) (4285:4285:4285))
        (PORT d[5] (2905:2905:2905) (2905:2905:2905))
        (PORT d[6] (3051:3051:3051) (3051:3051:3051))
        (PORT d[7] (4073:4073:4073) (4073:4073:4073))
        (PORT d[8] (4275:4275:4275) (4275:4275:4275))
        (PORT d[9] (3011:3011:3011) (3011:3011:3011))
        (PORT d[10] (3366:3366:3366) (3366:3366:3366))
        (PORT d[11] (3656:3656:3656) (3656:3656:3656))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT ena (3604:3604:3604) (3604:3604:3604))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (PORT d[0] (3604:3604:3604) (3604:3604:3604))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1415:1415:1415))
        (PORT datab (3050:3050:3050) (3050:3050:3050))
        (PORT datac (1503:1503:1503) (1503:1503:1503))
        (PORT datad (4040:4040:4040) (4040:4040:4040))
        (PORT datae (1163:1163:1163) (1163:1163:1163))
        (PORT dataf (1768:1768:1768) (1768:1768:1768))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2917:2917:2917))
        (PORT d[1] (3138:3138:3138) (3138:3138:3138))
        (PORT d[2] (3473:3473:3473) (3473:3473:3473))
        (PORT d[3] (3293:3293:3293) (3293:3293:3293))
        (PORT d[4] (3992:3992:3992) (3992:3992:3992))
        (PORT d[5] (2630:2630:2630) (2630:2630:2630))
        (PORT d[6] (3368:3368:3368) (3368:3368:3368))
        (PORT d[7] (3701:3701:3701) (3701:3701:3701))
        (PORT d[8] (3243:3243:3243) (3243:3243:3243))
        (PORT d[9] (2931:2931:2931) (2931:2931:2931))
        (PORT d[10] (2747:2747:2747) (2747:2747:2747))
        (PORT d[11] (3706:3706:3706) (3706:3706:3706))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (3231:3231:3231) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (3231:3231:3231) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3308:3308:3308) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (2764:2764:2764))
        (PORT d[1] (3152:3152:3152) (3152:3152:3152))
        (PORT d[2] (3646:3646:3646) (3646:3646:3646))
        (PORT d[3] (3062:3062:3062) (3062:3062:3062))
        (PORT d[4] (3980:3980:3980) (3980:3980:3980))
        (PORT d[5] (2443:2443:2443) (2443:2443:2443))
        (PORT d[6] (3007:3007:3007) (3007:3007:3007))
        (PORT d[7] (3680:3680:3680) (3680:3680:3680))
        (PORT d[8] (3259:3259:3259) (3259:3259:3259))
        (PORT d[9] (2750:2750:2750) (2750:2750:2750))
        (PORT d[10] (3074:3074:3074) (3074:3074:3074))
        (PORT d[11] (3454:3454:3454) (3454:3454:3454))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (3308:3308:3308) (3308:3308:3308))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (3308:3308:3308) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3228:3228:3228) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1996:1996:1996))
        (PORT d[1] (3184:3184:3184) (3184:3184:3184))
        (PORT d[2] (2102:2102:2102) (2102:2102:2102))
        (PORT d[3] (3481:3481:3481) (3481:3481:3481))
        (PORT d[4] (3809:3809:3809) (3809:3809:3809))
        (PORT d[5] (2098:2098:2098) (2098:2098:2098))
        (PORT d[6] (2703:2703:2703) (2703:2703:2703))
        (PORT d[7] (3098:3098:3098) (3098:3098:3098))
        (PORT d[8] (3552:3552:3552) (3552:3552:3552))
        (PORT d[9] (2372:2372:2372) (2372:2372:2372))
        (PORT d[10] (2073:2073:2073) (2073:2073:2073))
        (PORT d[11] (3044:3044:3044) (3044:3044:3044))
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT ena (3228:3228:3228) (3228:3228:3228))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2068:2068:2068) (2068:2068:2068))
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1530:1530:1530))
        (PORT datab (851:851:851) (851:851:851))
        (PORT datac (4038:4038:4038) (4038:4038:4038))
        (PORT datad (838:838:838) (838:838:838))
        (PORT datae (835:835:835) (835:835:835))
        (PORT dataf (2998:2998:2998) (2998:2998:2998))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w30_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2038:2038:2038))
        (PORT datab (2537:2537:2537) (2537:2537:2537))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (249:249:249) (249:249:249))
        (PORT datae (215:215:215) (215:215:215))
        (PORT dataf (207:207:207) (207:207:207))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1893:1893:1893) (1893:1893:1893))
        (PORT ena (4072:4072:4072) (4072:4072:4072))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1626:1626:1626) (1626:1626:1626))
        (PORT datad (1961:1961:1961) (1961:1961:1961))
        (PORT dataf (2316:2316:2316) (2316:2316:2316))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|BRANCH\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datac (288:288:288) (288:288:288))
        (PORT datad (2375:2375:2375) (2375:2375:2375))
        (PORT dataf (2517:2517:2517) (2517:2517:2517))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|BRANCH\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1094:1094:1094))
        (PORT datab (677:677:677) (677:677:677))
        (PORT datac (687:687:687) (687:687:687))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (1177:1177:1177) (1177:1177:1177))
        (PORT dataf (234:234:234) (234:234:234))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT datad (567:567:567) (567:567:567))
        (PORT datae (5456:5456:5456) (5456:5456:5456))
        (PORT dataf (700:700:700) (700:700:700))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (544:544:544) (544:544:544))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT ena (3336:3336:3336) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3415:3415:3415))
        (PORT d[1] (2794:2794:2794) (2794:2794:2794))
        (PORT d[2] (2745:2745:2745) (2745:2745:2745))
        (PORT d[3] (3810:3810:3810) (3810:3810:3810))
        (PORT d[4] (2946:2946:2946) (2946:2946:2946))
        (PORT d[5] (3771:3771:3771) (3771:3771:3771))
        (PORT d[6] (2804:2804:2804) (2804:2804:2804))
        (PORT d[7] (3293:3293:3293) (3293:3293:3293))
        (PORT d[8] (3570:3570:3570) (3570:3570:3570))
        (PORT d[9] (3443:3443:3443) (3443:3443:3443))
        (PORT d[10] (4022:4022:4022) (4022:4022:4022))
        (PORT d[11] (3606:3606:3606) (3606:3606:3606))
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT ena (3336:3336:3336) (3336:3336:3336))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (PORT d[0] (3336:3336:3336) (3336:3336:3336))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3559:3559:3559) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3873:3873:3873))
        (PORT d[1] (3198:3198:3198) (3198:3198:3198))
        (PORT d[2] (3186:3186:3186) (3186:3186:3186))
        (PORT d[3] (3772:3772:3772) (3772:3772:3772))
        (PORT d[4] (3491:3491:3491) (3491:3491:3491))
        (PORT d[5] (3527:3527:3527) (3527:3527:3527))
        (PORT d[6] (3488:3488:3488) (3488:3488:3488))
        (PORT d[7] (3691:3691:3691) (3691:3691:3691))
        (PORT d[8] (3172:3172:3172) (3172:3172:3172))
        (PORT d[9] (3933:3933:3933) (3933:3933:3933))
        (PORT d[10] (3127:3127:3127) (3127:3127:3127))
        (PORT d[11] (3333:3333:3333) (3333:3333:3333))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3559:3559:3559) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (3559:3559:3559) (3559:3559:3559))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3593:3593:3593) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3518:3518:3518))
        (PORT d[1] (2863:2863:2863) (2863:2863:2863))
        (PORT d[2] (2894:2894:2894) (2894:2894:2894))
        (PORT d[3] (3681:3681:3681) (3681:3681:3681))
        (PORT d[4] (3203:3203:3203) (3203:3203:3203))
        (PORT d[5] (3930:3930:3930) (3930:3930:3930))
        (PORT d[6] (3160:3160:3160) (3160:3160:3160))
        (PORT d[7] (3882:3882:3882) (3882:3882:3882))
        (PORT d[8] (3816:3816:3816) (3816:3816:3816))
        (PORT d[9] (3712:3712:3712) (3712:3712:3712))
        (PORT d[10] (3960:3960:3960) (3960:3960:3960))
        (PORT d[11] (3706:3706:3706) (3706:3706:3706))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3593:3593:3593) (3593:3593:3593))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3593:3593:3593) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a480\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3419:3419:3419) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (3856:3856:3856))
        (PORT d[1] (2903:2903:2903) (2903:2903:2903))
        (PORT d[2] (3137:3137:3137) (3137:3137:3137))
        (PORT d[3] (3734:3734:3734) (3734:3734:3734))
        (PORT d[4] (3775:3775:3775) (3775:3775:3775))
        (PORT d[5] (4426:4426:4426) (4426:4426:4426))
        (PORT d[6] (2940:2940:2940) (2940:2940:2940))
        (PORT d[7] (3653:3653:3653) (3653:3653:3653))
        (PORT d[8] (3197:3197:3197) (3197:3197:3197))
        (PORT d[9] (3803:3803:3803) (3803:3803:3803))
        (PORT d[10] (3661:3661:3661) (3661:3661:3661))
        (PORT d[11] (3630:3630:3630) (3630:3630:3630))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3419:3419:3419) (3419:3419:3419))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (3419:3419:3419) (3419:3419:3419))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2415:2415:2415) (2415:2415:2415))
        (PORT datab (671:671:671) (671:671:671))
        (PORT datac (1376:1376:1376) (1376:1376:1376))
        (PORT datad (2813:2813:2813) (2813:2813:2813))
        (PORT datae (1712:1712:1712) (1712:1712:1712))
        (PORT dataf (1176:1176:1176) (1176:1176:1176))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3220:3220:3220))
        (PORT d[1] (2982:2982:2982) (2982:2982:2982))
        (PORT d[2] (3083:3083:3083) (3083:3083:3083))
        (PORT d[3] (4485:4485:4485) (4485:4485:4485))
        (PORT d[4] (2809:2809:2809) (2809:2809:2809))
        (PORT d[5] (3263:3263:3263) (3263:3263:3263))
        (PORT d[6] (3598:3598:3598) (3598:3598:3598))
        (PORT d[7] (3285:3285:3285) (3285:3285:3285))
        (PORT d[8] (3626:3626:3626) (3626:3626:3626))
        (PORT d[9] (3376:3376:3376) (3376:3376:3376))
        (PORT d[10] (3578:3578:3578) (3578:3578:3578))
        (PORT d[11] (2843:2843:2843) (2843:2843:2843))
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT ena (3279:3279:3279) (3279:3279:3279))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (PORT d[0] (3279:3279:3279) (3279:3279:3279))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3285:3285:3285) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3064:3064:3064))
        (PORT d[1] (2578:2578:2578) (2578:2578:2578))
        (PORT d[2] (2614:2614:2614) (2614:2614:2614))
        (PORT d[3] (2952:2952:2952) (2952:2952:2952))
        (PORT d[4] (2371:2371:2371) (2371:2371:2371))
        (PORT d[5] (2979:2979:2979) (2979:2979:2979))
        (PORT d[6] (3682:3682:3682) (3682:3682:3682))
        (PORT d[7] (2862:2862:2862) (2862:2862:2862))
        (PORT d[8] (3385:3385:3385) (3385:3385:3385))
        (PORT d[9] (2950:2950:2950) (2950:2950:2950))
        (PORT d[10] (3246:3246:3246) (3246:3246:3246))
        (PORT d[11] (3276:3276:3276) (3276:3276:3276))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (3285:3285:3285) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (3285:3285:3285) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a416\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3140:3140:3140) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3301:3301:3301))
        (PORT d[1] (3012:3012:3012) (3012:3012:3012))
        (PORT d[2] (2761:2761:2761) (2761:2761:2761))
        (PORT d[3] (4474:4474:4474) (4474:4474:4474))
        (PORT d[4] (2561:2561:2561) (2561:2561:2561))
        (PORT d[5] (3684:3684:3684) (3684:3684:3684))
        (PORT d[6] (3610:3610:3610) (3610:3610:3610))
        (PORT d[7] (3299:3299:3299) (3299:3299:3299))
        (PORT d[8] (3351:3351:3351) (3351:3351:3351))
        (PORT d[9] (3146:3146:3146) (3146:3146:3146))
        (PORT d[10] (3303:3303:3303) (3303:3303:3303))
        (PORT d[11] (2920:2920:2920) (2920:2920:2920))
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT ena (3140:3140:3140) (3140:3140:3140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1981:1981:1981) (1981:1981:1981))
        (PORT d[0] (3140:3140:3140) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2123:2123:2123) (2123:2123:2123))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (3282:3282:3282) (3282:3282:3282))
        (PORT datac (2076:2076:2076) (2076:2076:2076))
        (PORT datad (914:914:914) (914:914:914))
        (PORT datae (288:288:288) (288:288:288))
        (PORT dataf (1282:1282:1282) (1282:1282:1282))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3202:3202:3202) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2811:2811:2811))
        (PORT d[1] (2396:2396:2396) (2396:2396:2396))
        (PORT d[2] (2347:2347:2347) (2347:2347:2347))
        (PORT d[3] (3264:3264:3264) (3264:3264:3264))
        (PORT d[4] (3218:3218:3218) (3218:3218:3218))
        (PORT d[5] (3675:3675:3675) (3675:3675:3675))
        (PORT d[6] (2555:2555:2555) (2555:2555:2555))
        (PORT d[7] (2889:2889:2889) (2889:2889:2889))
        (PORT d[8] (2630:2630:2630) (2630:2630:2630))
        (PORT d[9] (3116:3116:3116) (3116:3116:3116))
        (PORT d[10] (3387:3387:3387) (3387:3387:3387))
        (PORT d[11] (3663:3663:3663) (3663:3663:3663))
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT ena (3202:3202:3202) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (PORT d[0] (3202:3202:3202) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3498:3498:3498) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3699:3699:3699))
        (PORT d[1] (3361:3361:3361) (3361:3361:3361))
        (PORT d[2] (2809:2809:2809) (2809:2809:2809))
        (PORT d[3] (4253:4253:4253) (4253:4253:4253))
        (PORT d[4] (2578:2578:2578) (2578:2578:2578))
        (PORT d[5] (3029:3029:3029) (3029:3029:3029))
        (PORT d[6] (4264:4264:4264) (4264:4264:4264))
        (PORT d[7] (3944:3944:3944) (3944:3944:3944))
        (PORT d[8] (3241:3241:3241) (3241:3241:3241))
        (PORT d[9] (3183:3183:3183) (3183:3183:3183))
        (PORT d[10] (3385:3385:3385) (3385:3385:3385))
        (PORT d[11] (3296:3296:3296) (3296:3296:3296))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3498:3498:3498) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3498:3498:3498) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2801:2801:2801) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT d[1] (3200:3200:3200) (3200:3200:3200))
        (PORT d[2] (2623:2623:2623) (2623:2623:2623))
        (PORT d[3] (2582:2582:2582) (2582:2582:2582))
        (PORT d[4] (2371:2371:2371) (2371:2371:2371))
        (PORT d[5] (3633:3633:3633) (3633:3633:3633))
        (PORT d[6] (4080:4080:4080) (4080:4080:4080))
        (PORT d[7] (3188:3188:3188) (3188:3188:3188))
        (PORT d[8] (2945:2945:2945) (2945:2945:2945))
        (PORT d[9] (3312:3312:3312) (3312:3312:3312))
        (PORT d[10] (2453:2453:2453) (2453:2453:2453))
        (PORT d[11] (2660:2660:2660) (2660:2660:2660))
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT ena (2801:2801:2801) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (PORT d[0] (2801:2801:2801) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a448\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3563:3563:3563) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3930:3930:3930))
        (PORT d[1] (3193:3193:3193) (3193:3193:3193))
        (PORT d[2] (2844:2844:2844) (2844:2844:2844))
        (PORT d[3] (3821:3821:3821) (3821:3821:3821))
        (PORT d[4] (3058:3058:3058) (3058:3058:3058))
        (PORT d[5] (4025:4025:4025) (4025:4025:4025))
        (PORT d[6] (2915:2915:2915) (2915:2915:2915))
        (PORT d[7] (3376:3376:3376) (3376:3376:3376))
        (PORT d[8] (3467:3467:3467) (3467:3467:3467))
        (PORT d[9] (3656:3656:3656) (3656:3656:3656))
        (PORT d[10] (4109:4109:4109) (4109:4109:4109))
        (PORT d[11] (4004:4004:4004) (4004:4004:4004))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3563:3563:3563) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3563:3563:3563) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2879:2879:2879) (2879:2879:2879))
        (PORT datab (1108:1108:1108) (1108:1108:1108))
        (PORT datac (2638:2638:2638) (2638:2638:2638))
        (PORT datad (1597:1597:1597) (1597:1597:1597))
        (PORT datae (1398:1398:1398) (1398:1398:1398))
        (PORT dataf (1729:1729:1729) (1729:1729:1729))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3480:3480:3480) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3109:3109:3109))
        (PORT d[1] (2723:2723:2723) (2723:2723:2723))
        (PORT d[2] (2450:2450:2450) (2450:2450:2450))
        (PORT d[3] (3690:3690:3690) (3690:3690:3690))
        (PORT d[4] (2916:2916:2916) (2916:2916:2916))
        (PORT d[5] (3476:3476:3476) (3476:3476:3476))
        (PORT d[6] (2932:2932:2932) (2932:2932:2932))
        (PORT d[7] (2983:2983:2983) (2983:2983:2983))
        (PORT d[8] (3277:3277:3277) (3277:3277:3277))
        (PORT d[9] (3171:3171:3171) (3171:3171:3171))
        (PORT d[10] (3053:3053:3053) (3053:3053:3053))
        (PORT d[11] (3309:3309:3309) (3309:3309:3309))
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT ena (3480:3480:3480) (3480:3480:3480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (PORT d[0] (3480:3480:3480) (3480:3480:3480))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2153:2153:2153))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3289:3289:3289) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3036:3036:3036))
        (PORT d[1] (2385:2385:2385) (2385:2385:2385))
        (PORT d[2] (2766:2766:2766) (2766:2766:2766))
        (PORT d[3] (3240:3240:3240) (3240:3240:3240))
        (PORT d[4] (3226:3226:3226) (3226:3226:3226))
        (PORT d[5] (3686:3686:3686) (3686:3686:3686))
        (PORT d[6] (2385:2385:2385) (2385:2385:2385))
        (PORT d[7] (3346:3346:3346) (3346:3346:3346))
        (PORT d[8] (2913:2913:2913) (2913:2913:2913))
        (PORT d[9] (3317:3317:3317) (3317:3317:3317))
        (PORT d[10] (3070:3070:3070) (3070:3070:3070))
        (PORT d[11] (3172:3172:3172) (3172:3172:3172))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (3289:3289:3289) (3289:3289:3289))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (3289:3289:3289) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3545:3545:3545) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4220:4220:4220))
        (PORT d[1] (3454:3454:3454) (3454:3454:3454))
        (PORT d[2] (2818:2818:2818) (2818:2818:2818))
        (PORT d[3] (3778:3778:3778) (3778:3778:3778))
        (PORT d[4] (3424:3424:3424) (3424:3424:3424))
        (PORT d[5] (4094:4094:4094) (4094:4094:4094))
        (PORT d[6] (2900:2900:2900) (2900:2900:2900))
        (PORT d[7] (3370:3370:3370) (3370:3370:3370))
        (PORT d[8] (3177:3177:3177) (3177:3177:3177))
        (PORT d[9] (3807:3807:3807) (3807:3807:3807))
        (PORT d[10] (3753:3753:3753) (3753:3753:3753))
        (PORT d[11] (3684:3684:3684) (3684:3684:3684))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (3545:3545:3545) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (3545:3545:3545) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3434:3434:3434) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3874:3874:3874))
        (PORT d[1] (3201:3201:3201) (3201:3201:3201))
        (PORT d[2] (3221:3221:3221) (3221:3221:3221))
        (PORT d[3] (3639:3639:3639) (3639:3639:3639))
        (PORT d[4] (3489:3489:3489) (3489:3489:3489))
        (PORT d[5] (4197:4197:4197) (4197:4197:4197))
        (PORT d[6] (3556:3556:3556) (3556:3556:3556))
        (PORT d[7] (3967:3967:3967) (3967:3967:3967))
        (PORT d[8] (3951:3951:3951) (3951:3951:3951))
        (PORT d[9] (3819:3819:3819) (3819:3819:3819))
        (PORT d[10] (4305:4305:4305) (4305:4305:4305))
        (PORT d[11] (3535:3535:3535) (3535:3535:3535))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (3434:3434:3434) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (3434:3434:3434) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2414:2414:2414) (2414:2414:2414))
        (PORT datab (2827:2827:2827) (2827:2827:2827))
        (PORT datac (860:860:860) (860:860:860))
        (PORT datad (829:829:829) (829:829:829))
        (PORT datae (1479:1479:1479) (1479:1479:1479))
        (PORT dataf (1750:1750:1750) (1750:1750:1750))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w0_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2423:2423:2423) (2423:2423:2423))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (746:746:746) (746:746:746))
        (PORT datad (2276:2276:2276) (2276:2276:2276))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (537:537:537) (537:537:537))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (4011:4011:4011) (4011:4011:4011))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst8\|inst3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (298:298:298))
        (PORT datae (601:601:601) (601:601:601))
        (PORT dataf (785:785:785) (785:785:785))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|BRANCH\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT dataf (2536:2536:2536) (2536:2536:2536))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst8\|inst3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (681:681:681))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datac (686:686:686) (686:686:686))
        (PORT datad (648:648:648) (648:648:648))
        (PORT dataf (224:224:224) (224:224:224))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5905:5905:5905) (5905:5905:5905))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (694:694:694) (694:694:694))
        (PORT datad (1416:1416:1416) (1416:1416:1416))
        (PORT datae (594:594:594) (594:594:594))
        (PORT dataf (608:608:608) (608:608:608))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2169:2169:2169))
        (PORT adatasdata (535:535:535) (535:535:535))
        (PORT aclr (1888:1888:1888) (1888:1888:1888))
        (PORT ena (1435:1435:1435) (1435:1435:1435))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2479:2479:2479))
        (PORT d[1] (2430:2430:2430) (2430:2430:2430))
        (PORT d[2] (2974:2974:2974) (2974:2974:2974))
        (PORT d[3] (2741:2741:2741) (2741:2741:2741))
        (PORT d[4] (2235:2235:2235) (2235:2235:2235))
        (PORT d[5] (3725:3725:3725) (3725:3725:3725))
        (PORT d[6] (4443:4443:4443) (4443:4443:4443))
        (PORT d[7] (3530:3530:3530) (3530:3530:3530))
        (PORT d[8] (3595:3595:3595) (3595:3595:3595))
        (PORT d[9] (3674:3674:3674) (3674:3674:3674))
        (PORT d[10] (2816:2816:2816) (2816:2816:2816))
        (PORT d[11] (2304:2304:2304) (2304:2304:2304))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2679:2679:2679) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2910:2910:2910) (2910:2910:2910))
        (PORT d[1] (2760:2760:2760) (2760:2760:2760))
        (PORT d[2] (1808:1808:1808) (1808:1808:1808))
        (PORT d[3] (1920:1920:1920) (1920:1920:1920))
        (PORT d[4] (1785:1785:1785) (1785:1785:1785))
        (PORT d[5] (2204:2204:2204) (2204:2204:2204))
        (PORT d[6] (3081:3081:3081) (3081:3081:3081))
        (PORT d[7] (3394:3394:3394) (3394:3394:3394))
        (PORT d[8] (1951:1951:1951) (1951:1951:1951))
        (PORT d[9] (3138:3138:3138) (3138:3138:3138))
        (PORT d[10] (3098:3098:3098) (3098:3098:3098))
        (PORT d[11] (1932:1932:1932) (1932:1932:1932))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2679:2679:2679) (2679:2679:2679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2679:2679:2679) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2482:2482:2482) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3704:3704:3704))
        (PORT d[1] (2687:2687:2687) (2687:2687:2687))
        (PORT d[2] (2282:2282:2282) (2282:2282:2282))
        (PORT d[3] (2406:2406:2406) (2406:2406:2406))
        (PORT d[4] (2892:2892:2892) (2892:2892:2892))
        (PORT d[5] (3494:3494:3494) (3494:3494:3494))
        (PORT d[6] (2586:2586:2586) (2586:2586:2586))
        (PORT d[7] (2981:2981:2981) (2981:2981:2981))
        (PORT d[8] (2536:2536:2536) (2536:2536:2536))
        (PORT d[9] (2773:2773:2773) (2773:2773:2773))
        (PORT d[10] (2505:2505:2505) (2505:2505:2505))
        (PORT d[11] (3233:3233:3233) (3233:3233:3233))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2482:2482:2482) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (2965:2965:2965) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (1993:1993:1993))
        (PORT d[1] (1759:1759:1759) (1759:1759:1759))
        (PORT d[2] (1776:1776:1776) (1776:1776:1776))
        (PORT d[3] (2668:2668:2668) (2668:2668:2668))
        (PORT d[4] (1752:1752:1752) (1752:1752:1752))
        (PORT d[5] (2393:2393:2393) (2393:2393:2393))
        (PORT d[6] (1923:1923:1923) (1923:1923:1923))
        (PORT d[7] (3886:3886:3886) (3886:3886:3886))
        (PORT d[8] (3235:3235:3235) (3235:3235:3235))
        (PORT d[9] (3458:3458:3458) (3458:3458:3458))
        (PORT d[10] (3424:3424:3424) (3424:3424:3424))
        (PORT d[11] (1931:1931:1931) (1931:1931:1931))
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT ena (2965:2965:2965) (2965:2965:2965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (PORT d[0] (2965:2965:2965) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2122:2122:2122) (2122:2122:2122))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1778:1778:1778))
        (PORT datab (1874:1874:1874) (1874:1874:1874))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (1342:1342:1342) (1342:1342:1342))
        (PORT datae (295:295:295) (295:295:295))
        (PORT dataf (1631:1631:1631) (1631:1631:1631))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3586:3586:3586))
        (PORT d[1] (2625:2625:2625) (2625:2625:2625))
        (PORT d[2] (2829:2829:2829) (2829:2829:2829))
        (PORT d[3] (2561:2561:2561) (2561:2561:2561))
        (PORT d[4] (2770:2770:2770) (2770:2770:2770))
        (PORT d[5] (2734:2734:2734) (2734:2734:2734))
        (PORT d[6] (2946:2946:2946) (2946:2946:2946))
        (PORT d[7] (2836:2836:2836) (2836:2836:2836))
        (PORT d[8] (3115:3115:3115) (3115:3115:3115))
        (PORT d[9] (2128:2128:2128) (2128:2128:2128))
        (PORT d[10] (3347:3347:3347) (3347:3347:3347))
        (PORT d[11] (4389:4389:4389) (4389:4389:4389))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2856:2856:2856) (2856:2856:2856))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2856:2856:2856) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2727:2727:2727) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2771:2771:2771))
        (PORT d[1] (2447:2447:2447) (2447:2447:2447))
        (PORT d[2] (2215:2215:2215) (2215:2215:2215))
        (PORT d[3] (2530:2530:2530) (2530:2530:2530))
        (PORT d[4] (2014:2014:2014) (2014:2014:2014))
        (PORT d[5] (2706:2706:2706) (2706:2706:2706))
        (PORT d[6] (4428:4428:4428) (4428:4428:4428))
        (PORT d[7] (3238:3238:3238) (3238:3238:3238))
        (PORT d[8] (2765:2765:2765) (2765:2765:2765))
        (PORT d[9] (3375:3375:3375) (3375:3375:3375))
        (PORT d[10] (2826:2826:2826) (2826:2826:2826))
        (PORT d[11] (2381:2381:2381) (2381:2381:2381))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2727:2727:2727) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2727:2727:2727) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3346:3346:3346) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (2896:2896:2896))
        (PORT d[1] (3767:3767:3767) (3767:3767:3767))
        (PORT d[2] (3416:3416:3416) (3416:3416:3416))
        (PORT d[3] (3383:3383:3383) (3383:3383:3383))
        (PORT d[4] (2846:2846:2846) (2846:2846:2846))
        (PORT d[5] (3605:3605:3605) (3605:3605:3605))
        (PORT d[6] (3038:3038:3038) (3038:3038:3038))
        (PORT d[7] (3249:3249:3249) (3249:3249:3249))
        (PORT d[8] (4017:4017:4017) (4017:4017:4017))
        (PORT d[9] (2538:2538:2538) (2538:2538:2538))
        (PORT d[10] (3890:3890:3890) (3890:3890:3890))
        (PORT d[11] (3288:3288:3288) (3288:3288:3288))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT ena (3346:3346:3346) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (PORT d[0] (3346:3346:3346) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a504\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (289:289:289) (289:289:289))
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (1754:1754:1754) (1754:1754:1754))
        (PORT datae (2242:2242:2242) (2242:2242:2242))
        (PORT dataf (2110:2110:2110) (2110:2110:2110))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3078:3078:3078))
        (PORT d[1] (3033:3033:3033) (3033:3033:3033))
        (PORT d[2] (2903:2903:2903) (2903:2903:2903))
        (PORT d[3] (2916:2916:2916) (2916:2916:2916))
        (PORT d[4] (2843:2843:2843) (2843:2843:2843))
        (PORT d[5] (3586:3586:3586) (3586:3586:3586))
        (PORT d[6] (3706:3706:3706) (3706:3706:3706))
        (PORT d[7] (3104:3104:3104) (3104:3104:3104))
        (PORT d[8] (3141:3141:3141) (3141:3141:3141))
        (PORT d[9] (3006:3006:3006) (3006:3006:3006))
        (PORT d[10] (3008:3008:3008) (3008:3008:3008))
        (PORT d[11] (4208:4208:4208) (4208:4208:4208))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2079:2079:2079) (2079:2079:2079))
        (PORT d[0] (2941:2941:2941) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3384:3384:3384))
        (PORT d[1] (2997:2997:2997) (2997:2997:2997))
        (PORT d[2] (2883:2883:2883) (2883:2883:2883))
        (PORT d[3] (2906:2906:2906) (2906:2906:2906))
        (PORT d[4] (3146:3146:3146) (3146:3146:3146))
        (PORT d[5] (3058:3058:3058) (3058:3058:3058))
        (PORT d[6] (3331:3331:3331) (3331:3331:3331))
        (PORT d[7] (2627:2627:2627) (2627:2627:2627))
        (PORT d[8] (3112:3112:3112) (3112:3112:3112))
        (PORT d[9] (2494:2494:2494) (2494:2494:2494))
        (PORT d[10] (3012:3012:3012) (3012:3012:3012))
        (PORT d[11] (4043:4043:4043) (4043:4043:4043))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2638:2638:2638) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (2638:2638:2638) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3478:3478:3478) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3254:3254:3254))
        (PORT d[1] (3441:3441:3441) (3441:3441:3441))
        (PORT d[2] (3116:3116:3116) (3116:3116:3116))
        (PORT d[3] (3078:3078:3078) (3078:3078:3078))
        (PORT d[4] (3285:3285:3285) (3285:3285:3285))
        (PORT d[5] (3916:3916:3916) (3916:3916:3916))
        (PORT d[6] (3066:3066:3066) (3066:3066:3066))
        (PORT d[7] (3249:3249:3249) (3249:3249:3249))
        (PORT d[8] (3717:3717:3717) (3717:3717:3717))
        (PORT d[9] (2668:2668:2668) (2668:2668:2668))
        (PORT d[10] (3775:3775:3775) (3775:3775:3775))
        (PORT d[11] (3128:3128:3128) (3128:3128:3128))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT ena (3478:3478:3478) (3478:3478:3478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (PORT d[0] (3478:3478:3478) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (866:866:866))
        (PORT datab (292:292:292) (292:292:292))
        (PORT datac (2083:2083:2083) (2083:2083:2083))
        (PORT datad (1757:1757:1757) (1757:1757:1757))
        (PORT datae (1771:1771:1771) (1771:1771:1771))
        (PORT dataf (2270:2270:2270) (2270:2270:2270))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2648:2648:2648) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2923:2923:2923))
        (PORT d[1] (3042:3042:3042) (3042:3042:3042))
        (PORT d[2] (2659:2659:2659) (2659:2659:2659))
        (PORT d[3] (2781:2781:2781) (2781:2781:2781))
        (PORT d[4] (2393:2393:2393) (2393:2393:2393))
        (PORT d[5] (2600:2600:2600) (2600:2600:2600))
        (PORT d[6] (2258:2258:2258) (2258:2258:2258))
        (PORT d[7] (3266:3266:3266) (3266:3266:3266))
        (PORT d[8] (2558:2558:2558) (2558:2558:2558))
        (PORT d[9] (3277:3277:3277) (3277:3277:3277))
        (PORT d[10] (2566:2566:2566) (2566:2566:2566))
        (PORT d[11] (3219:3219:3219) (3219:3219:3219))
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT ena (2648:2648:2648) (2648:2648:2648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (PORT d[0] (2648:2648:2648) (2648:2648:2648))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2080:2080:2080) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3322:3322:3322))
        (PORT d[1] (2830:2830:2830) (2830:2830:2830))
        (PORT d[2] (2609:2609:2609) (2609:2609:2609))
        (PORT d[3] (2730:2730:2730) (2730:2730:2730))
        (PORT d[4] (2354:2354:2354) (2354:2354:2354))
        (PORT d[5] (2596:2596:2596) (2596:2596:2596))
        (PORT d[6] (2185:2185:2185) (2185:2185:2185))
        (PORT d[7] (3037:3037:3037) (3037:3037:3037))
        (PORT d[8] (2564:2564:2564) (2564:2564:2564))
        (PORT d[9] (3607:3607:3607) (3607:3607:3607))
        (PORT d[10] (2284:2284:2284) (2284:2284:2284))
        (PORT d[11] (3564:3564:3564) (3564:3564:3564))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2080:2080:2080) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a472\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2754:2754:2754) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2546:2546:2546))
        (PORT d[1] (2736:2736:2736) (2736:2736:2736))
        (PORT d[2] (2067:2067:2067) (2067:2067:2067))
        (PORT d[3] (2558:2558:2558) (2558:2558:2558))
        (PORT d[4] (1900:1900:1900) (1900:1900:1900))
        (PORT d[5] (2037:2037:2037) (2037:2037:2037))
        (PORT d[6] (1827:1827:1827) (1827:1827:1827))
        (PORT d[7] (3684:3684:3684) (3684:3684:3684))
        (PORT d[8] (2202:2202:2202) (2202:2202:2202))
        (PORT d[9] (3254:3254:3254) (3254:3254:3254))
        (PORT d[10] (2967:2967:2967) (2967:2967:2967))
        (PORT d[11] (2250:2250:2250) (2250:2250:2250))
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT ena (2754:2754:2754) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (PORT d[0] (2754:2754:2754) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
        (PORT d[1] (3336:3336:3336) (3336:3336:3336))
        (PORT d[2] (2322:2322:2322) (2322:2322:2322))
        (PORT d[3] (2396:2396:2396) (2396:2396:2396))
        (PORT d[4] (2039:2039:2039) (2039:2039:2039))
        (PORT d[5] (2861:2861:2861) (2861:2861:2861))
        (PORT d[6] (2236:2236:2236) (2236:2236:2236))
        (PORT d[7] (3313:3313:3313) (3313:3313:3313))
        (PORT d[8] (2479:2479:2479) (2479:2479:2479))
        (PORT d[9] (3328:3328:3328) (3328:3328:3328))
        (PORT d[10] (2432:2432:2432) (2432:2432:2432))
        (PORT d[11] (3234:3234:3234) (3234:3234:3234))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1165:1165:1165))
        (PORT datab (502:502:502) (502:502:502))
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT datad (821:821:821) (821:821:821))
        (PORT datae (887:887:887) (887:887:887))
        (PORT dataf (594:594:594) (594:594:594))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w24_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2191:2191:2191) (2191:2191:2191))
        (PORT datab (1957:1957:1957) (1957:1957:1957))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (248:248:248) (248:248:248))
        (PORT datae (226:226:226) (226:226:226))
        (PORT dataf (925:925:925) (925:925:925))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (364:364:364) (364:364:364))
        (PORT datac (1899:1899:1899) (1899:1899:1899))
        (PORT datad (1772:1772:1772) (1772:1772:1772))
        (PORT datae (1359:1359:1359) (1359:1359:1359))
        (PORT dataf (332:332:332) (332:332:332))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (724:724:724) (724:724:724))
        (PORT datac (357:357:357) (357:357:357))
        (PORT datad (218:218:218) (218:218:218))
        (PORT dataf (1441:1441:1441) (1441:1441:1441))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst1\|STALL\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (412:412:412))
        (PORT datad (237:237:237) (237:237:237))
        (PORT dataf (1767:1767:1767) (1767:1767:1767))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2162:2162:2162))
        (PORT adatasdata (654:654:654) (654:654:654))
        (PORT aclr (1881:1881:1881) (1881:1881:1881))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (1465:1465:1465) (1465:1465:1465))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (3136:3136:3136) (3136:3136:3136))
        (IOPATH datad sumout (537:537:537) (537:537:537))
        (IOPATH datad cout (482:482:482) (482:482:482))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (392:392:392) (392:392:392))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (376:376:376) (376:376:376))
        (PORT datae (5472:5472:5472) (5472:5472:5472))
        (PORT dataf (685:685:685) (685:685:685))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (857:857:857) (857:857:857))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (879:879:879) (879:879:879))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2872:2872:2872) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
        (PORT d[1] (3735:3735:3735) (3735:3735:3735))
        (PORT d[2] (3064:3064:3064) (3064:3064:3064))
        (PORT d[3] (3660:3660:3660) (3660:3660:3660))
        (PORT d[4] (3077:3077:3077) (3077:3077:3077))
        (PORT d[5] (2742:2742:2742) (2742:2742:2742))
        (PORT d[6] (3720:3720:3720) (3720:3720:3720))
        (PORT d[7] (3880:3880:3880) (3880:3880:3880))
        (PORT d[8] (3362:3362:3362) (3362:3362:3362))
        (PORT d[9] (2947:2947:2947) (2947:2947:2947))
        (PORT d[10] (3403:3403:3403) (3403:3403:3403))
        (PORT d[11] (2676:2676:2676) (2676:2676:2676))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (2872:2872:2872) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (2872:2872:2872) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2906:2906:2906) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3603:3603:3603))
        (PORT d[1] (3709:3709:3709) (3709:3709:3709))
        (PORT d[2] (3418:3418:3418) (3418:3418:3418))
        (PORT d[3] (4422:4422:4422) (4422:4422:4422))
        (PORT d[4] (4198:4198:4198) (4198:4198:4198))
        (PORT d[5] (3106:3106:3106) (3106:3106:3106))
        (PORT d[6] (3618:3618:3618) (3618:3618:3618))
        (PORT d[7] (4533:4533:4533) (4533:4533:4533))
        (PORT d[8] (4087:4087:4087) (4087:4087:4087))
        (PORT d[9] (4268:4268:4268) (4268:4268:4268))
        (PORT d[10] (3394:3394:3394) (3394:3394:3394))
        (PORT d[11] (3401:3401:3401) (3401:3401:3401))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT ena (2906:2906:2906) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
        (PORT d[0] (2906:2906:2906) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a423\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3965:3965:3965) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3234:3234:3234))
        (PORT d[1] (3511:3511:3511) (3511:3511:3511))
        (PORT d[2] (4389:4389:4389) (4389:4389:4389))
        (PORT d[3] (4033:4033:4033) (4033:4033:4033))
        (PORT d[4] (3509:3509:3509) (3509:3509:3509))
        (PORT d[5] (3416:3416:3416) (3416:3416:3416))
        (PORT d[6] (3418:3418:3418) (3418:3418:3418))
        (PORT d[7] (3674:3674:3674) (3674:3674:3674))
        (PORT d[8] (3390:3390:3390) (3390:3390:3390))
        (PORT d[9] (3220:3220:3220) (3220:3220:3220))
        (PORT d[10] (3259:3259:3259) (3259:3259:3259))
        (PORT d[11] (3039:3039:3039) (3039:3039:3039))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT ena (3965:3965:3965) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (PORT d[0] (3965:3965:3965) (3965:3965:3965))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a487\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1869:1869:1869) (1869:1869:1869))
        (PORT datab (2029:2029:2029) (2029:2029:2029))
        (PORT datac (2069:2069:2069) (2069:2069:2069))
        (PORT datad (1853:1853:1853) (1853:1853:1853))
        (PORT datae (2349:2349:2349) (2349:2349:2349))
        (PORT dataf (1931:1931:1931) (1931:1931:1931))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2663:2663:2663))
        (PORT d[1] (3256:3256:3256) (3256:3256:3256))
        (PORT d[2] (2967:2967:2967) (2967:2967:2967))
        (PORT d[3] (4290:4290:4290) (4290:4290:4290))
        (PORT d[4] (4583:4583:4583) (4583:4583:4583))
        (PORT d[5] (2936:2936:2936) (2936:2936:2936))
        (PORT d[6] (3196:3196:3196) (3196:3196:3196))
        (PORT d[7] (4120:4120:4120) (4120:4120:4120))
        (PORT d[8] (3463:3463:3463) (3463:3463:3463))
        (PORT d[9] (3190:3190:3190) (3190:3190:3190))
        (PORT d[10] (2737:2737:2737) (2737:2737:2737))
        (PORT d[11] (2704:2704:2704) (2704:2704:2704))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (2573:2573:2573) (2573:2573:2573))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2935:2935:2935) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2422:2422:2422))
        (PORT d[1] (2913:2913:2913) (2913:2913:2913))
        (PORT d[2] (2626:2626:2626) (2626:2626:2626))
        (PORT d[3] (4307:4307:4307) (4307:4307:4307))
        (PORT d[4] (3274:3274:3274) (3274:3274:3274))
        (PORT d[5] (3109:3109:3109) (3109:3109:3109))
        (PORT d[6] (3453:3453:3453) (3453:3453:3453))
        (PORT d[7] (3813:3813:3813) (3813:3813:3813))
        (PORT d[8] (3509:3509:3509) (3509:3509:3509))
        (PORT d[9] (3027:3027:3027) (3027:3027:3027))
        (PORT d[10] (3044:3044:3044) (3044:3044:3044))
        (PORT d[11] (2421:2421:2421) (2421:2421:2421))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT ena (2935:2935:2935) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (PORT d[0] (2935:2935:2935) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2215:2215:2215) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2728:2728:2728))
        (PORT d[1] (3224:3224:3224) (3224:3224:3224))
        (PORT d[2] (3032:3032:3032) (3032:3032:3032))
        (PORT d[3] (4022:4022:4022) (4022:4022:4022))
        (PORT d[4] (3127:3127:3127) (3127:3127:3127))
        (PORT d[5] (3354:3354:3354) (3354:3354:3354))
        (PORT d[6] (2889:2889:2889) (2889:2889:2889))
        (PORT d[7] (4193:4193:4193) (4193:4193:4193))
        (PORT d[8] (2528:2528:2528) (2528:2528:2528))
        (PORT d[9] (3502:3502:3502) (3502:3502:3502))
        (PORT d[10] (2572:2572:2572) (2572:2572:2572))
        (PORT d[11] (3506:3506:3506) (3506:3506:3506))
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT ena (2215:2215:2215) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2056:2056:2056) (2056:2056:2056))
        (PORT d[0] (2215:2215:2215) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3691:3691:3691) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3232:3232:3232))
        (PORT d[1] (3766:3766:3766) (3766:3766:3766))
        (PORT d[2] (3449:3449:3449) (3449:3449:3449))
        (PORT d[3] (4043:4043:4043) (4043:4043:4043))
        (PORT d[4] (3560:3560:3560) (3560:3560:3560))
        (PORT d[5] (3644:3644:3644) (3644:3644:3644))
        (PORT d[6] (3574:3574:3574) (3574:3574:3574))
        (PORT d[7] (4521:4521:4521) (4521:4521:4521))
        (PORT d[8] (4089:4089:4089) (4089:4089:4089))
        (PORT d[9] (3778:3778:3778) (3778:3778:3778))
        (PORT d[10] (3638:3638:3638) (3638:3638:3638))
        (PORT d[11] (3049:3049:3049) (3049:3049:3049))
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT ena (3691:3691:3691) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2064:2064:2064) (2064:2064:2064))
        (PORT d[0] (3691:3691:3691) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2592:2592:2592))
        (PORT datab (2024:2024:2024) (2024:2024:2024))
        (PORT datac (1282:1282:1282) (1282:1282:1282))
        (PORT datad (1381:1381:1381) (1381:1381:1381))
        (PORT datae (1101:1101:1101) (1101:1101:1101))
        (PORT dataf (2035:2035:2035) (2035:2035:2035))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3071:3071:3071))
        (PORT d[1] (3302:3302:3302) (3302:3302:3302))
        (PORT d[2] (3080:3080:3080) (3080:3080:3080))
        (PORT d[3] (3425:3425:3425) (3425:3425:3425))
        (PORT d[4] (3368:3368:3368) (3368:3368:3368))
        (PORT d[5] (3003:3003:3003) (3003:3003:3003))
        (PORT d[6] (2920:2920:2920) (2920:2920:2920))
        (PORT d[7] (3481:3481:3481) (3481:3481:3481))
        (PORT d[8] (2882:2882:2882) (2882:2882:2882))
        (PORT d[9] (3164:3164:3164) (3164:3164:3164))
        (PORT d[10] (2809:2809:2809) (2809:2809:2809))
        (PORT d[11] (3149:3149:3149) (3149:3149:3149))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT ena (2941:2941:2941) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
        (PORT d[0] (2941:2941:2941) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3197:3197:3197))
        (PORT d[1] (3801:3801:3801) (3801:3801:3801))
        (PORT d[2] (4416:4416:4416) (4416:4416:4416))
        (PORT d[3] (3976:3976:3976) (3976:3976:3976))
        (PORT d[4] (3831:3831:3831) (3831:3831:3831))
        (PORT d[5] (3608:3608:3608) (3608:3608:3608))
        (PORT d[6] (3496:3496:3496) (3496:3496:3496))
        (PORT d[7] (3702:3702:3702) (3702:3702:3702))
        (PORT d[8] (3715:3715:3715) (3715:3715:3715))
        (PORT d[9] (3261:3261:3261) (3261:3261:3261))
        (PORT d[10] (3307:3307:3307) (3307:3307:3307))
        (PORT d[11] (3297:3297:3297) (3297:3297:3297))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2973:2973:2973) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3278:3278:3278))
        (PORT d[1] (3792:3792:3792) (3792:3792:3792))
        (PORT d[2] (3596:3596:3596) (3596:3596:3596))
        (PORT d[3] (4156:4156:4156) (4156:4156:4156))
        (PORT d[4] (3530:3530:3530) (3530:3530:3530))
        (PORT d[5] (3334:3334:3334) (3334:3334:3334))
        (PORT d[6] (3551:3551:3551) (3551:3551:3551))
        (PORT d[7] (3593:3593:3593) (3593:3593:3593))
        (PORT d[8] (3398:3398:3398) (3398:3398:3398))
        (PORT d[9] (3314:3314:3314) (3314:3314:3314))
        (PORT d[10] (2946:2946:2946) (2946:2946:2946))
        (PORT d[11] (3291:3291:3291) (3291:3291:3291))
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT ena (3399:3399:3399) (3399:3399:3399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (PORT d[0] (3399:3399:3399) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (910:910:910))
        (PORT datab (2388:2388:2388) (2388:2388:2388))
        (PORT datac (2025:2025:2025) (2025:2025:2025))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (PORT datae (2102:2102:2102) (2102:2102:2102))
        (PORT dataf (2085:2085:2085) (2085:2085:2085))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3095:3095:3095))
        (PORT d[1] (3564:3564:3564) (3564:3564:3564))
        (PORT d[2] (2892:2892:2892) (2892:2892:2892))
        (PORT d[3] (3795:3795:3795) (3795:3795:3795))
        (PORT d[4] (2246:2246:2246) (2246:2246:2246))
        (PORT d[5] (2685:2685:2685) (2685:2685:2685))
        (PORT d[6] (3315:3315:3315) (3315:3315:3315))
        (PORT d[7] (3218:3218:3218) (3218:3218:3218))
        (PORT d[8] (3024:3024:3024) (3024:3024:3024))
        (PORT d[9] (2554:2554:2554) (2554:2554:2554))
        (PORT d[10] (3145:3145:3145) (3145:3145:3145))
        (PORT d[11] (3048:3048:3048) (3048:3048:3048))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2467:2467:2467) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (2467:2467:2467) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3192:3192:3192) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3239:3239:3239))
        (PORT d[1] (3808:3808:3808) (3808:3808:3808))
        (PORT d[2] (3494:3494:3494) (3494:3494:3494))
        (PORT d[3] (4094:4094:4094) (4094:4094:4094))
        (PORT d[4] (3830:3830:3830) (3830:3830:3830))
        (PORT d[5] (3635:3635:3635) (3635:3635:3635))
        (PORT d[6] (3489:3489:3489) (3489:3489:3489))
        (PORT d[7] (4226:4226:4226) (4226:4226:4226))
        (PORT d[8] (4029:4029:4029) (4029:4029:4029))
        (PORT d[9] (3892:3892:3892) (3892:3892:3892))
        (PORT d[10] (3721:3721:3721) (3721:3721:3721))
        (PORT d[11] (3100:3100:3100) (3100:3100:3100))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT ena (3192:3192:3192) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2091:2091:2091) (2091:2091:2091))
        (PORT d[0] (3192:3192:3192) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (3105:3105:3105))
        (PORT d[1] (3525:3525:3525) (3525:3525:3525))
        (PORT d[2] (2866:2866:2866) (2866:2866:2866))
        (PORT d[3] (3834:3834:3834) (3834:3834:3834))
        (PORT d[4] (3316:3316:3316) (3316:3316:3316))
        (PORT d[5] (2659:2659:2659) (2659:2659:2659))
        (PORT d[6] (3561:3561:3561) (3561:3561:3561))
        (PORT d[7] (2937:2937:2937) (2937:2937:2937))
        (PORT d[8] (3269:3269:3269) (3269:3269:3269))
        (PORT d[9] (2503:2503:2503) (2503:2503:2503))
        (PORT d[10] (3480:3480:3480) (3480:3480:3480))
        (PORT d[11] (2803:2803:2803) (2803:2803:2803))
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2087:2087:2087) (2087:2087:2087))
        (PORT d[0] (2614:2614:2614) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1346:1346:1346))
        (PORT datab (2038:2038:2038) (2038:2038:2038))
        (PORT datac (1509:1509:1509) (1509:1509:1509))
        (PORT datad (1833:1833:1833) (1833:1833:1833))
        (PORT datae (2344:2344:2344) (2344:2344:2344))
        (PORT dataf (1480:1480:1480) (1480:1480:1480))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w7_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2783:2783:2783) (2783:2783:2783))
        (PORT datab (2215:2215:2215) (2215:2215:2215))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (242:242:242) (242:242:242))
        (PORT datae (219:219:219) (219:219:219))
        (PORT dataf (209:209:209) (209:209:209))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (3564:3564:3564) (3564:3564:3564))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (295:295:295) (295:295:295))
        (PORT datac (1097:1097:1097) (1097:1097:1097))
        (PORT datad (4769:4769:4769) (4769:4769:4769))
        (PORT dataf (567:567:567) (567:567:567))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT adatasdata (543:543:543) (543:543:543))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (869:869:869))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (814:814:814) (814:814:814))
        (PORT datae (5169:5169:5169) (5169:5169:5169))
        (PORT dataf (707:707:707) (707:707:707))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (545:545:545) (545:545:545))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst2\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (PORT dataf (248:248:248) (248:248:248))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst4\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (247:247:247) (247:247:247))
        (PORT dataf (1262:1262:1262) (1262:1262:1262))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (890:890:890) (890:890:890))
        (PORT dataf (243:243:243) (243:243:243))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst2\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (618:618:618))
        (PORT datab (5510:5510:5510) (5510:5510:5510))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (347:347:347) (347:347:347))
        (PORT dataf (698:698:698) (698:698:698))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (545:545:545) (545:545:545))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataf (1043:1043:1043) (1043:1043:1043))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2177:2177:2177))
        (PORT datain (162:162:162) (162:162:162))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2735:2735:2735) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT d[1] (2546:2546:2546) (2546:2546:2546))
        (PORT d[2] (2620:2620:2620) (2620:2620:2620))
        (PORT d[3] (2565:2565:2565) (2565:2565:2565))
        (PORT d[4] (1972:1972:1972) (1972:1972:1972))
        (PORT d[5] (2115:2115:2115) (2115:2115:2115))
        (PORT d[6] (2338:2338:2338) (2338:2338:2338))
        (PORT d[7] (3171:3171:3171) (3171:3171:3171))
        (PORT d[8] (2164:2164:2164) (2164:2164:2164))
        (PORT d[9] (2960:2960:2960) (2960:2960:2960))
        (PORT d[10] (2382:2382:2382) (2382:2382:2382))
        (PORT d[11] (3906:3906:3906) (3906:3906:3906))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2735:2735:2735) (2735:2735:2735))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2735:2735:2735) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2692:2692:2692))
        (PORT d[1] (1965:1965:1965) (1965:1965:1965))
        (PORT d[2] (1822:1822:1822) (1822:1822:1822))
        (PORT d[3] (2343:2343:2343) (2343:2343:2343))
        (PORT d[4] (2148:2148:2148) (2148:2148:2148))
        (PORT d[5] (2079:2079:2079) (2079:2079:2079))
        (PORT d[6] (1777:1777:1777) (1777:1777:1777))
        (PORT d[7] (3254:3254:3254) (3254:3254:3254))
        (PORT d[8] (2195:2195:2195) (2195:2195:2195))
        (PORT d[9] (3023:3023:3023) (3023:3023:3023))
        (PORT d[10] (2769:2769:2769) (2769:2769:2769))
        (PORT d[11] (3120:3120:3120) (3120:3120:3120))
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT ena (2099:2099:2099) (2099:2099:2099))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (PORT d[0] (2099:2099:2099) (2099:2099:2099))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3392:3392:3392) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2809:2809:2809))
        (PORT d[1] (2529:2529:2529) (2529:2529:2529))
        (PORT d[2] (2494:2494:2494) (2494:2494:2494))
        (PORT d[3] (2052:2052:2052) (2052:2052:2052))
        (PORT d[4] (1899:1899:1899) (1899:1899:1899))
        (PORT d[5] (2084:2084:2084) (2084:2084:2084))
        (PORT d[6] (1815:1815:1815) (1815:1815:1815))
        (PORT d[7] (3416:3416:3416) (3416:3416:3416))
        (PORT d[8] (2090:2090:2090) (2090:2090:2090))
        (PORT d[9] (2994:2994:2994) (2994:2994:2994))
        (PORT d[10] (2619:2619:2619) (2619:2619:2619))
        (PORT d[11] (3146:3146:3146) (3146:3146:3146))
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT ena (3392:3392:3392) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2031:2031:2031) (2031:2031:2031))
        (PORT d[0] (3392:3392:3392) (3392:3392:3392))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a430\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2599:2599:2599) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4056:4056:4056))
        (PORT d[1] (3800:3800:3800) (3800:3800:3800))
        (PORT d[2] (2755:2755:2755) (2755:2755:2755))
        (PORT d[3] (2677:2677:2677) (2677:2677:2677))
        (PORT d[4] (3275:3275:3275) (3275:3275:3275))
        (PORT d[5] (3125:3125:3125) (3125:3125:3125))
        (PORT d[6] (2984:2984:2984) (2984:2984:2984))
        (PORT d[7] (3804:3804:3804) (3804:3804:3804))
        (PORT d[8] (3438:3438:3438) (3438:3438:3438))
        (PORT d[9] (3775:3775:3775) (3775:3775:3775))
        (PORT d[10] (2681:2681:2681) (2681:2681:2681))
        (PORT d[11] (3725:3725:3725) (3725:3725:3725))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2599:2599:2599) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2599:2599:2599) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (1295:1295:1295) (1295:1295:1295))
        (PORT datac (883:883:883) (883:883:883))
        (PORT datad (1115:1115:1115) (1115:1115:1115))
        (PORT datae (885:885:885) (885:885:885))
        (PORT dataf (1828:1828:1828) (1828:1828:1828))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2442:2442:2442) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (2920:2920:2920))
        (PORT d[1] (2822:2822:2822) (2822:2822:2822))
        (PORT d[2] (2679:2679:2679) (2679:2679:2679))
        (PORT d[3] (3012:3012:3012) (3012:3012:3012))
        (PORT d[4] (2376:2376:2376) (2376:2376:2376))
        (PORT d[5] (2573:2573:2573) (2573:2573:2573))
        (PORT d[6] (2223:2223:2223) (2223:2223:2223))
        (PORT d[7] (3006:3006:3006) (3006:3006:3006))
        (PORT d[8] (2628:2628:2628) (2628:2628:2628))
        (PORT d[9] (3363:3363:3363) (3363:3363:3363))
        (PORT d[10] (2317:2317:2317) (2317:2317:2317))
        (PORT d[11] (3546:3546:3546) (3546:3546:3546))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT ena (2442:2442:2442) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (PORT d[0] (2442:2442:2442) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3013:3013:3013) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2589:2589:2589))
        (PORT d[1] (2329:2329:2329) (2329:2329:2329))
        (PORT d[2] (2617:2617:2617) (2617:2617:2617))
        (PORT d[3] (2622:2622:2622) (2622:2622:2622))
        (PORT d[4] (2299:2299:2299) (2299:2299:2299))
        (PORT d[5] (2598:2598:2598) (2598:2598:2598))
        (PORT d[6] (2081:2081:2081) (2081:2081:2081))
        (PORT d[7] (3133:3133:3133) (3133:3133:3133))
        (PORT d[8] (2190:2190:2190) (2190:2190:2190))
        (PORT d[9] (2664:2664:2664) (2664:2664:2664))
        (PORT d[10] (2358:2358:2358) (2358:2358:2358))
        (PORT d[11] (3891:3891:3891) (3891:3891:3891))
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT ena (3013:3013:3013) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (PORT d[0] (3013:3013:3013) (3013:3013:3013))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2306:2306:2306) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2522:2522:2522))
        (PORT d[1] (2271:2271:2271) (2271:2271:2271))
        (PORT d[2] (1830:1830:1830) (1830:1830:1830))
        (PORT d[3] (2538:2538:2538) (2538:2538:2538))
        (PORT d[4] (1890:1890:1890) (1890:1890:1890))
        (PORT d[5] (2052:2052:2052) (2052:2052:2052))
        (PORT d[6] (1789:1789:1789) (1789:1789:1789))
        (PORT d[7] (3197:3197:3197) (3197:3197:3197))
        (PORT d[8] (2163:2163:2163) (2163:2163:2163))
        (PORT d[9] (2660:2660:2660) (2660:2660:2660))
        (PORT d[10] (2728:2728:2728) (2728:2728:2728))
        (PORT d[11] (2489:2489:2489) (2489:2489:2489))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2306:2306:2306) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2306:2306:2306) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3727:3727:3727))
        (PORT d[1] (3281:3281:3281) (3281:3281:3281))
        (PORT d[2] (3323:3323:3323) (3323:3323:3323))
        (PORT d[3] (3023:3023:3023) (3023:3023:3023))
        (PORT d[4] (3239:3239:3239) (3239:3239:3239))
        (PORT d[5] (3078:3078:3078) (3078:3078:3078))
        (PORT d[6] (3042:3042:3042) (3042:3042:3042))
        (PORT d[7] (3760:3760:3760) (3760:3760:3760))
        (PORT d[8] (3427:3427:3427) (3427:3427:3427))
        (PORT d[9] (3739:3739:3739) (3739:3739:3739))
        (PORT d[10] (3011:3011:3011) (3011:3011:3011))
        (PORT d[11] (3962:3962:3962) (3962:3962:3962))
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT ena (2820:2820:2820) (2820:2820:2820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2055:2055:2055) (2055:2055:2055))
        (PORT d[0] (2820:2820:2820) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1306:1306:1306))
        (PORT datab (548:548:548) (548:548:548))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (641:641:641) (641:641:641))
        (PORT datae (1115:1115:1115) (1115:1115:1115))
        (PORT dataf (1795:1795:1795) (1795:1795:1795))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2374:2374:2374) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2571:2571:2571) (2571:2571:2571))
        (PORT d[1] (2103:2103:2103) (2103:2103:2103))
        (PORT d[2] (1774:1774:1774) (1774:1774:1774))
        (PORT d[3] (2285:2285:2285) (2285:2285:2285))
        (PORT d[4] (1770:1770:1770) (1770:1770:1770))
        (PORT d[5] (2165:2165:2165) (2165:2165:2165))
        (PORT d[6] (2495:2495:2495) (2495:2495:2495))
        (PORT d[7] (3853:3853:3853) (3853:3853:3853))
        (PORT d[8] (2877:2877:2877) (2877:2877:2877))
        (PORT d[9] (3132:3132:3132) (3132:3132:3132))
        (PORT d[10] (3199:3199:3199) (3199:3199:3199))
        (PORT d[11] (1892:1892:1892) (1892:1892:1892))
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT ena (2374:2374:2374) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (PORT d[0] (2374:2374:2374) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a462\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2934:2934:2934))
        (PORT d[1] (3035:3035:3035) (3035:3035:3035))
        (PORT d[2] (2218:2218:2218) (2218:2218:2218))
        (PORT d[3] (2038:2038:2038) (2038:2038:2038))
        (PORT d[4] (2751:2751:2751) (2751:2751:2751))
        (PORT d[5] (2246:2246:2246) (2246:2246:2246))
        (PORT d[6] (3055:3055:3055) (3055:3055:3055))
        (PORT d[7] (3347:3347:3347) (3347:3347:3347))
        (PORT d[8] (2519:2519:2519) (2519:2519:2519))
        (PORT d[9] (3090:3090:3090) (3090:3090:3090))
        (PORT d[10] (2857:2857:2857) (2857:2857:2857))
        (PORT d[11] (3851:3851:3851) (3851:3851:3851))
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT ena (2197:2197:2197) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (PORT d[0] (2197:2197:2197) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3529:3529:3529) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3236:3236:3236))
        (PORT d[1] (3887:3887:3887) (3887:3887:3887))
        (PORT d[2] (3416:3416:3416) (3416:3416:3416))
        (PORT d[3] (3131:3131:3131) (3131:3131:3131))
        (PORT d[4] (3244:3244:3244) (3244:3244:3244))
        (PORT d[5] (3945:3945:3945) (3945:3945:3945))
        (PORT d[6] (3399:3399:3399) (3399:3399:3399))
        (PORT d[7] (3113:3113:3113) (3113:3113:3113))
        (PORT d[8] (3665:3665:3665) (3665:3665:3665))
        (PORT d[9] (2917:2917:2917) (2917:2917:2917))
        (PORT d[10] (3864:3864:3864) (3864:3864:3864))
        (PORT d[11] (3259:3259:3259) (3259:3259:3259))
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT ena (3529:3529:3529) (3529:3529:3529))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (PORT d[0] (3529:3529:3529) (3529:3529:3529))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2693:2693:2693) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3228:3228:3228))
        (PORT d[1] (4022:4022:4022) (4022:4022:4022))
        (PORT d[2] (4452:4452:4452) (4452:4452:4452))
        (PORT d[3] (3979:3979:3979) (3979:3979:3979))
        (PORT d[4] (3360:3360:3360) (3360:3360:3360))
        (PORT d[5] (3182:3182:3182) (3182:3182:3182))
        (PORT d[6] (3694:3694:3694) (3694:3694:3694))
        (PORT d[7] (3618:3618:3618) (3618:3618:3618))
        (PORT d[8] (3432:3432:3432) (3432:3432:3432))
        (PORT d[9] (2700:2700:2700) (2700:2700:2700))
        (PORT d[10] (3525:3525:3525) (3525:3525:3525))
        (PORT d[11] (3536:3536:3536) (3536:3536:3536))
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT ena (2693:2693:2693) (2693:2693:2693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (PORT d[0] (2693:2693:2693) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (396:396:396))
        (PORT datab (1419:1419:1419) (1419:1419:1419))
        (PORT datac (1756:1756:1756) (1756:1756:1756))
        (PORT datad (643:643:643) (643:643:643))
        (PORT datae (1849:1849:1849) (1849:1849:1849))
        (PORT dataf (2424:2424:2424) (2424:2424:2424))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2059:2059:2059) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT d[1] (2470:2470:2470) (2470:2470:2470))
        (PORT d[2] (2852:2852:2852) (2852:2852:2852))
        (PORT d[3] (3261:3261:3261) (3261:3261:3261))
        (PORT d[4] (2822:2822:2822) (2822:2822:2822))
        (PORT d[5] (2105:2105:2105) (2105:2105:2105))
        (PORT d[6] (2440:2440:2440) (2440:2440:2440))
        (PORT d[7] (2933:2933:2933) (2933:2933:2933))
        (PORT d[8] (3143:3143:3143) (3143:3143:3143))
        (PORT d[9] (2019:2019:2019) (2019:2019:2019))
        (PORT d[10] (2600:2600:2600) (2600:2600:2600))
        (PORT d[11] (2249:2249:2249) (2249:2249:2249))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2059:2059:2059) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2059:2059:2059) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2987:2987:2987) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2689:2689:2689))
        (PORT d[1] (3431:3431:3431) (3431:3431:3431))
        (PORT d[2] (3011:3011:3011) (3011:3011:3011))
        (PORT d[3] (4340:4340:4340) (4340:4340:4340))
        (PORT d[4] (3145:3145:3145) (3145:3145:3145))
        (PORT d[5] (2510:2510:2510) (2510:2510:2510))
        (PORT d[6] (3160:3160:3160) (3160:3160:3160))
        (PORT d[7] (3618:3618:3618) (3618:3618:3618))
        (PORT d[8] (2804:2804:2804) (2804:2804:2804))
        (PORT d[9] (2346:2346:2346) (2346:2346:2346))
        (PORT d[10] (2838:2838:2838) (2838:2838:2838))
        (PORT d[11] (2883:2883:2883) (2883:2883:2883))
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT ena (2987:2987:2987) (2987:2987:2987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2060:2060:2060) (2060:2060:2060))
        (PORT d[0] (2987:2987:2987) (2987:2987:2987))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2747:2747:2747))
        (PORT d[1] (3454:3454:3454) (3454:3454:3454))
        (PORT d[2] (2989:2989:2989) (2989:2989:2989))
        (PORT d[3] (3742:3742:3742) (3742:3742:3742))
        (PORT d[4] (2199:2199:2199) (2199:2199:2199))
        (PORT d[5] (2576:2576:2576) (2576:2576:2576))
        (PORT d[6] (3135:3135:3135) (3135:3135:3135))
        (PORT d[7] (4422:4422:4422) (4422:4422:4422))
        (PORT d[8] (2512:2512:2512) (2512:2512:2512))
        (PORT d[9] (2099:2099:2099) (2099:2099:2099))
        (PORT d[10] (3362:3362:3362) (3362:3362:3362))
        (PORT d[11] (3462:3462:3462) (3462:3462:3462))
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT ena (2435:2435:2435) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (PORT d[0] (2435:2435:2435) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2797:2797:2797) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2774:2774:2774))
        (PORT d[1] (3196:3196:3196) (3196:3196:3196))
        (PORT d[2] (2523:2523:2523) (2523:2523:2523))
        (PORT d[3] (4031:4031:4031) (4031:4031:4031))
        (PORT d[4] (3094:3094:3094) (3094:3094:3094))
        (PORT d[5] (2596:2596:2596) (2596:2596:2596))
        (PORT d[6] (2819:2819:2819) (2819:2819:2819))
        (PORT d[7] (3588:3588:3588) (3588:3588:3588))
        (PORT d[8] (2782:2782:2782) (2782:2782:2782))
        (PORT d[9] (2741:2741:2741) (2741:2741:2741))
        (PORT d[10] (3350:3350:3350) (3350:3350:3350))
        (PORT d[11] (3190:3190:3190) (3190:3190:3190))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2797:2797:2797) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT d[0] (2797:2797:2797) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a494\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2277:2277:2277) (2277:2277:2277))
        (PORT datab (2570:2570:2570) (2570:2570:2570))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (828:828:828) (828:828:828))
        (PORT datae (760:760:760) (760:760:760))
        (PORT dataf (612:612:612) (612:612:612))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w14_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2190:2190:2190) (2190:2190:2190))
        (PORT datab (1958:1958:1958) (1958:1958:1958))
        (PORT datac (774:774:774) (774:774:774))
        (PORT datad (765:765:765) (765:765:765))
        (PORT datae (216:216:216) (216:216:216))
        (PORT dataf (1997:1997:1997) (1997:1997:1997))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1912:1912:1912) (1912:1912:1912))
        (PORT ena (1610:1610:1610) (1610:1610:1610))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (642:642:642) (642:642:642))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2335:2335:2335) (2335:2335:2335))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst1\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (302:302:302))
        (PORT datab (389:389:389) (389:389:389))
        (PORT datac (885:885:885) (885:885:885))
        (PORT dataf (251:251:251) (251:251:251))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (315:315:315))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (267:267:267) (267:267:267))
        (PORT datad (5471:5471:5471) (5471:5471:5471))
        (PORT dataf (688:688:688) (688:688:688))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (645:645:645) (645:645:645))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (PORT adatasdata (2547:2547:2547) (2547:2547:2547))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2090:2090:2090))
        (PORT d[1] (1483:1483:1483) (1483:1483:1483))
        (PORT d[2] (998:998:998) (998:998:998))
        (PORT d[3] (954:954:954) (954:954:954))
        (PORT d[4] (1835:1835:1835) (1835:1835:1835))
        (PORT d[5] (1788:1788:1788) (1788:1788:1788))
        (PORT d[6] (2106:2106:2106) (2106:2106:2106))
        (PORT d[7] (1421:1421:1421) (1421:1421:1421))
        (PORT d[8] (1172:1172:1172) (1172:1172:1172))
        (PORT d[9] (1349:1349:1349) (1349:1349:1349))
        (PORT d[10] (1664:1664:1664) (1664:1664:1664))
        (PORT d[11] (2142:2142:2142) (2142:2142:2142))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2434:2434:2434) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (2434:2434:2434) (2434:2434:2434))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1619:1619:1619))
        (PORT d[1] (1959:1959:1959) (1959:1959:1959))
        (PORT d[2] (2194:2194:2194) (2194:2194:2194))
        (PORT d[3] (1768:1768:1768) (1768:1768:1768))
        (PORT d[4] (1958:1958:1958) (1958:1958:1958))
        (PORT d[5] (2024:2024:2024) (2024:2024:2024))
        (PORT d[6] (1910:1910:1910) (1910:1910:1910))
        (PORT d[7] (1434:1434:1434) (1434:1434:1434))
        (PORT d[8] (1769:1769:1769) (1769:1769:1769))
        (PORT d[9] (1340:1340:1340) (1340:1340:1340))
        (PORT d[10] (1645:1645:1645) (1645:1645:1645))
        (PORT d[11] (1747:1747:1747) (1747:1747:1747))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2569:2569:2569) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a463\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1775:1775:1775) (1775:1775:1775))
        (PORT d[1] (1871:1871:1871) (1871:1871:1871))
        (PORT d[2] (1564:1564:1564) (1564:1564:1564))
        (PORT d[3] (1863:1863:1863) (1863:1863:1863))
        (PORT d[4] (2129:2129:2129) (2129:2129:2129))
        (PORT d[5] (2104:2104:2104) (2104:2104:2104))
        (PORT d[6] (1887:1887:1887) (1887:1887:1887))
        (PORT d[7] (1400:1400:1400) (1400:1400:1400))
        (PORT d[8] (3544:3544:3544) (3544:3544:3544))
        (PORT d[9] (1972:1972:1972) (1972:1972:1972))
        (PORT d[10] (1370:1370:1370) (1370:1370:1370))
        (PORT d[11] (2664:2664:2664) (2664:2664:2664))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2187:2187:2187) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a495\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2134:2134:2134))
        (PORT d[1] (4670:4670:4670) (4670:4670:4670))
        (PORT d[2] (4146:4146:4146) (4146:4146:4146))
        (PORT d[3] (3444:3444:3444) (3444:3444:3444))
        (PORT d[4] (3634:3634:3634) (3634:3634:3634))
        (PORT d[5] (4291:4291:4291) (4291:4291:4291))
        (PORT d[6] (4674:4674:4674) (4674:4674:4674))
        (PORT d[7] (3291:3291:3291) (3291:3291:3291))
        (PORT d[8] (3265:3265:3265) (3265:3265:3265))
        (PORT d[9] (2917:2917:2917) (2917:2917:2917))
        (PORT d[10] (3444:3444:3444) (3444:3444:3444))
        (PORT d[11] (1924:1924:1924) (1924:1924:1924))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2488:2488:2488) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a431\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1443:1443:1443))
        (PORT datab (1151:1151:1151) (1151:1151:1151))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (1076:1076:1076) (1076:1076:1076))
        (PORT datae (1172:1172:1172) (1172:1172:1172))
        (PORT dataf (1878:1878:1878) (1878:1878:1878))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2572:2572:2572) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1366:1366:1366))
        (PORT d[1] (1480:1480:1480) (1480:1480:1480))
        (PORT d[2] (1956:1956:1956) (1956:1956:1956))
        (PORT d[3] (1818:1818:1818) (1818:1818:1818))
        (PORT d[4] (1729:1729:1729) (1729:1729:1729))
        (PORT d[5] (1287:1287:1287) (1287:1287:1287))
        (PORT d[6] (1535:1535:1535) (1535:1535:1535))
        (PORT d[7] (1072:1072:1072) (1072:1072:1072))
        (PORT d[8] (1186:1186:1186) (1186:1186:1186))
        (PORT d[9] (1632:1632:1632) (1632:1632:1632))
        (PORT d[10] (1727:1727:1727) (1727:1727:1727))
        (PORT d[11] (1979:1979:1979) (1979:1979:1979))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2572:2572:2572) (2572:2572:2572))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2572:2572:2572) (2572:2572:2572))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2360:2360:2360) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1720:1720:1720))
        (PORT d[1] (1806:1806:1806) (1806:1806:1806))
        (PORT d[2] (1337:1337:1337) (1337:1337:1337))
        (PORT d[3] (1365:1365:1365) (1365:1365:1365))
        (PORT d[4] (1520:1520:1520) (1520:1520:1520))
        (PORT d[5] (2017:2017:2017) (2017:2017:2017))
        (PORT d[6] (1759:1759:1759) (1759:1759:1759))
        (PORT d[7] (905:905:905) (905:905:905))
        (PORT d[8] (2582:2582:2582) (2582:2582:2582))
        (PORT d[9] (928:928:928) (928:928:928))
        (PORT d[10] (1999:1999:1999) (1999:1999:1999))
        (PORT d[11] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (2360:2360:2360) (2360:2360:2360))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (2360:2360:2360) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2847:2847:2847) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2801:2801:2801))
        (PORT d[1] (3272:3272:3272) (3272:3272:3272))
        (PORT d[2] (4023:4023:4023) (4023:4023:4023))
        (PORT d[3] (3318:3318:3318) (3318:3318:3318))
        (PORT d[4] (3919:3919:3919) (3919:3919:3919))
        (PORT d[5] (2620:2620:2620) (2620:2620:2620))
        (PORT d[6] (2923:2923:2923) (2923:2923:2923))
        (PORT d[7] (3991:3991:3991) (3991:3991:3991))
        (PORT d[8] (3765:3765:3765) (3765:3765:3765))
        (PORT d[9] (2893:2893:2893) (2893:2893:2893))
        (PORT d[10] (2851:2851:2851) (2851:2851:2851))
        (PORT d[11] (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT ena (2847:2847:2847) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2006:2006:2006) (2006:2006:2006))
        (PORT d[0] (2847:2847:2847) (2847:2847:2847))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2235:2235:2235) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1860:1860:1860))
        (PORT d[1] (2002:2002:2002) (2002:2002:2002))
        (PORT d[2] (2172:2172:2172) (2172:2172:2172))
        (PORT d[3] (2302:2302:2302) (2302:2302:2302))
        (PORT d[4] (2303:2303:2303) (2303:2303:2303))
        (PORT d[5] (1835:1835:1835) (1835:1835:1835))
        (PORT d[6] (1567:1567:1567) (1567:1567:1567))
        (PORT d[7] (1787:1787:1787) (1787:1787:1787))
        (PORT d[8] (1806:1806:1806) (1806:1806:1806))
        (PORT d[9] (1653:1653:1653) (1653:1653:1653))
        (PORT d[10] (1322:1322:1322) (1322:1322:1322))
        (PORT d[11] (2066:2066:2066) (2066:2066:2066))
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT ena (2235:2235:2235) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2139:2139:2139) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1445:1445:1445))
        (PORT datab (914:914:914) (914:914:914))
        (PORT datac (928:928:928) (928:928:928))
        (PORT datad (785:785:785) (785:785:785))
        (PORT datae (2173:2173:2173) (2173:2173:2173))
        (PORT dataf (1349:1349:1349) (1349:1349:1349))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1749:1749:1749))
        (PORT d[1] (1799:1799:1799) (1799:1799:1799))
        (PORT d[2] (1101:1101:1101) (1101:1101:1101))
        (PORT d[3] (1357:1357:1357) (1357:1357:1357))
        (PORT d[4] (1274:1274:1274) (1274:1274:1274))
        (PORT d[5] (1525:1525:1525) (1525:1525:1525))
        (PORT d[6] (1477:1477:1477) (1477:1477:1477))
        (PORT d[7] (471:471:471) (471:471:471))
        (PORT d[8] (1264:1264:1264) (1264:1264:1264))
        (PORT d[9] (694:694:694) (694:694:694))
        (PORT d[10] (1383:1383:1383) (1383:1383:1383))
        (PORT d[11] (2319:2319:2319) (2319:2319:2319))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (1894:1894:1894) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (1894:1894:1894) (1894:1894:1894))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2892:2892:2892) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
        (PORT d[1] (2375:2375:2375) (2375:2375:2375))
        (PORT d[2] (1792:1792:1792) (1792:1792:1792))
        (PORT d[3] (2257:2257:2257) (2257:2257:2257))
        (PORT d[4] (1789:1789:1789) (1789:1789:1789))
        (PORT d[5] (1951:1951:1951) (1951:1951:1951))
        (PORT d[6] (2669:2669:2669) (2669:2669:2669))
        (PORT d[7] (3405:3405:3405) (3405:3405:3405))
        (PORT d[8] (2845:2845:2845) (2845:2845:2845))
        (PORT d[9] (3135:3135:3135) (3135:3135:3135))
        (PORT d[10] (3127:3127:3127) (3127:3127:3127))
        (PORT d[11] (1921:1921:1921) (1921:1921:1921))
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT ena (2892:2892:2892) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (PORT d[0] (2892:2892:2892) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2918:2918:2918) (2918:2918:2918))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2183:2183:2183))
        (PORT d[1] (4186:4186:4186) (4186:4186:4186))
        (PORT d[2] (5077:5077:5077) (5077:5077:5077))
        (PORT d[3] (3071:3071:3071) (3071:3071:3071))
        (PORT d[4] (3876:3876:3876) (3876:3876:3876))
        (PORT d[5] (4531:4531:4531) (4531:4531:4531))
        (PORT d[6] (4333:4333:4333) (4333:4333:4333))
        (PORT d[7] (2959:2959:2959) (2959:2959:2959))
        (PORT d[8] (3855:3855:3855) (3855:3855:3855))
        (PORT d[9] (2568:2568:2568) (2568:2568:2568))
        (PORT d[10] (3258:3258:3258) (3258:3258:3258))
        (PORT d[11] (1931:1931:1931) (1931:1931:1931))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2918:2918:2918) (2918:2918:2918))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2918:2918:2918) (2918:2918:2918))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2640:2640:2640) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2253:2253:2253))
        (PORT d[1] (2033:2033:2033) (2033:2033:2033))
        (PORT d[2] (1750:1750:1750) (1750:1750:1750))
        (PORT d[3] (2380:2380:2380) (2380:2380:2380))
        (PORT d[4] (1729:1729:1729) (1729:1729:1729))
        (PORT d[5] (2212:2212:2212) (2212:2212:2212))
        (PORT d[6] (1919:1919:1919) (1919:1919:1919))
        (PORT d[7] (3898:3898:3898) (3898:3898:3898))
        (PORT d[8] (2614:2614:2614) (2614:2614:2614))
        (PORT d[9] (3703:3703:3703) (3703:3703:3703))
        (PORT d[10] (3455:3455:3455) (3455:3455:3455))
        (PORT d[11] (1913:1913:1913) (1913:1913:1913))
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2640:2640:2640) (2640:2640:2640))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT d[0] (2640:2640:2640) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1445:1445:1445))
        (PORT datab (579:579:579) (579:579:579))
        (PORT datac (1566:1566:1566) (1566:1566:1566))
        (PORT datad (911:911:911) (911:911:911))
        (PORT datae (1781:1781:1781) (1781:1781:1781))
        (PORT dataf (1711:1711:1711) (1711:1711:1711))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (3085:3085:3085) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2874:2874:2874))
        (PORT d[1] (3463:3463:3463) (3463:3463:3463))
        (PORT d[2] (4017:4017:4017) (4017:4017:4017))
        (PORT d[3] (3396:3396:3396) (3396:3396:3396))
        (PORT d[4] (3574:3574:3574) (3574:3574:3574))
        (PORT d[5] (2903:2903:2903) (2903:2903:2903))
        (PORT d[6] (2983:2983:2983) (2983:2983:2983))
        (PORT d[7] (3744:3744:3744) (3744:3744:3744))
        (PORT d[8] (3271:3271:3271) (3271:3271:3271))
        (PORT d[9] (3067:3067:3067) (3067:3067:3067))
        (PORT d[10] (2744:2744:2744) (2744:2744:2744))
        (PORT d[11] (3516:3516:3516) (3516:3516:3516))
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT ena (3085:3085:3085) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (PORT d[0] (3085:3085:3085) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3233:3233:3233) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (1988:1988:1988))
        (PORT d[1] (3190:3190:3190) (3190:3190:3190))
        (PORT d[2] (2328:2328:2328) (2328:2328:2328))
        (PORT d[3] (3452:3452:3452) (3452:3452:3452))
        (PORT d[4] (4669:4669:4669) (4669:4669:4669))
        (PORT d[5] (2699:2699:2699) (2699:2699:2699))
        (PORT d[6] (2516:2516:2516) (2516:2516:2516))
        (PORT d[7] (2882:2882:2882) (2882:2882:2882))
        (PORT d[8] (3418:3418:3418) (3418:3418:3418))
        (PORT d[9] (2740:2740:2740) (2740:2740:2740))
        (PORT d[10] (2751:2751:2751) (2751:2751:2751))
        (PORT d[11] (3832:3832:3832) (3832:3832:3832))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT ena (3233:3233:3233) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (PORT d[0] (3233:3233:3233) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a143\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
        (PORT d[1] (3280:3280:3280) (3280:3280:3280))
        (PORT d[2] (3997:3997:3997) (3997:3997:3997))
        (PORT d[3] (3099:3099:3099) (3099:3099:3099))
        (PORT d[4] (3920:3920:3920) (3920:3920:3920))
        (PORT d[5] (2873:2873:2873) (2873:2873:2873))
        (PORT d[6] (2908:2908:2908) (2908:2908:2908))
        (PORT d[7] (3732:3732:3732) (3732:3732:3732))
        (PORT d[8] (3531:3531:3531) (3531:3531:3531))
        (PORT d[9] (2852:2852:2852) (2852:2852:2852))
        (PORT d[10] (3026:3026:3026) (3026:3026:3026))
        (PORT d[11] (3491:3491:3491) (3491:3491:3491))
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT ena (3011:3011:3011) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (PORT d[0] (3011:3011:3011) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2282:2282:2282))
        (PORT d[1] (2785:2785:2785) (2785:2785:2785))
        (PORT d[2] (2369:2369:2369) (2369:2369:2369))
        (PORT d[3] (3511:3511:3511) (3511:3511:3511))
        (PORT d[4] (3306:3306:3306) (3306:3306:3306))
        (PORT d[5] (2983:2983:2983) (2983:2983:2983))
        (PORT d[6] (2500:2500:2500) (2500:2500:2500))
        (PORT d[7] (2567:2567:2567) (2567:2567:2567))
        (PORT d[8] (3021:3021:3021) (3021:3021:3021))
        (PORT d[9] (2434:2434:2434) (2434:2434:2434))
        (PORT d[10] (2448:2448:2448) (2448:2448:2448))
        (PORT d[11] (2749:2749:2749) (2749:2749:2749))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2905:2905:2905) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2905:2905:2905) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2577:2577:2577) (2577:2577:2577))
        (PORT datab (1439:1439:1439) (1439:1439:1439))
        (PORT datac (2046:2046:2046) (2046:2046:2046))
        (PORT datad (838:838:838) (838:838:838))
        (PORT datae (1091:1091:1091) (1091:1091:1091))
        (PORT dataf (1050:1050:1050) (1050:1050:1050))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w15_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2508:2508:2508) (2508:2508:2508))
        (PORT datab (3439:3439:3439) (3439:3439:3439))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (252:252:252) (252:252:252))
        (PORT datae (218:218:218) (218:218:218))
        (PORT dataf (1638:1638:1638) (1638:1638:1638))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part3\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1908:1908:1908) (1908:1908:1908))
        (PORT ena (2446:2446:2446) (2446:2446:2446))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (551:551:551) (551:551:551))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (868:868:868) (868:868:868))
        (PORT dataf (313:313:313) (313:313:313))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (592:592:592) (592:592:592))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (464:464:464) (464:464:464))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (176:176:176) (176:176:176))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (294:294:294))
        (PORT datab (570:570:570) (570:570:570))
        (PORT datac (288:288:288) (288:288:288))
        (PORT datad (380:380:380) (380:380:380))
        (PORT datae (5462:5462:5462) (5462:5462:5462))
        (PORT dataf (699:699:699) (699:699:699))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (550:550:550) (550:550:550))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|address_reg_a\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2186:2186:2186))
        (PORT adatasdata (3354:3354:3354) (3354:3354:3354))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2682:2682:2682) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2276:2276:2276))
        (PORT d[1] (2081:2081:2081) (2081:2081:2081))
        (PORT d[2] (1779:1779:1779) (1779:1779:1779))
        (PORT d[3] (2676:2676:2676) (2676:2676:2676))
        (PORT d[4] (1780:1780:1780) (1780:1780:1780))
        (PORT d[5] (2654:2654:2654) (2654:2654:2654))
        (PORT d[6] (1916:1916:1916) (1916:1916:1916))
        (PORT d[7] (3266:3266:3266) (3266:3266:3266))
        (PORT d[8] (3250:3250:3250) (3250:3250:3250))
        (PORT d[9] (3172:3172:3172) (3172:3172:3172))
        (PORT d[10] (3140:3140:3140) (3140:3140:3140))
        (PORT d[11] (2423:2423:2423) (2423:2423:2423))
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT ena (2682:2682:2682) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (PORT d[0] (2682:2682:2682) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2134:2134:2134) (2134:2134:2134))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1724:1724:1724))
        (PORT d[1] (1532:1532:1532) (1532:1532:1532))
        (PORT d[2] (1921:1921:1921) (1921:1921:1921))
        (PORT d[3] (1909:1909:1909) (1909:1909:1909))
        (PORT d[4] (2111:2111:2111) (2111:2111:2111))
        (PORT d[5] (2072:2072:2072) (2072:2072:2072))
        (PORT d[6] (1571:1571:1571) (1571:1571:1571))
        (PORT d[7] (1368:1368:1368) (1368:1368:1368))
        (PORT d[8] (1225:1225:1225) (1225:1225:1225))
        (PORT d[9] (1669:1669:1669) (1669:1669:1669))
        (PORT d[10] (1066:1066:1066) (1066:1066:1066))
        (PORT d[11] (2302:2302:2302) (2302:2302:2302))
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (PORT d[0] (2550:2550:2550) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2394:2394:2394) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2301:2301:2301))
        (PORT d[1] (4158:4158:4158) (4158:4158:4158))
        (PORT d[2] (5058:5058:5058) (5058:5058:5058))
        (PORT d[3] (2715:2715:2715) (2715:2715:2715))
        (PORT d[4] (3922:3922:3922) (3922:3922:3922))
        (PORT d[5] (4223:4223:4223) (4223:4223:4223))
        (PORT d[6] (4014:4014:4014) (4014:4014:4014))
        (PORT d[7] (2929:2929:2929) (2929:2929:2929))
        (PORT d[8] (3808:3808:3808) (3808:3808:3808))
        (PORT d[9] (4665:4665:4665) (4665:4665:4665))
        (PORT d[10] (3519:3519:3519) (3519:3519:3519))
        (PORT d[11] (1959:1959:1959) (1959:1959:1959))
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT ena (2394:2394:2394) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (PORT d[0] (2394:2394:2394) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2320:2320:2320) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1286:1286:1286))
        (PORT d[1] (1726:1726:1726) (1726:1726:1726))
        (PORT d[2] (1090:1090:1090) (1090:1090:1090))
        (PORT d[3] (1291:1291:1291) (1291:1291:1291))
        (PORT d[4] (1692:1692:1692) (1692:1692:1692))
        (PORT d[5] (725:725:725) (725:725:725))
        (PORT d[6] (932:932:932) (932:932:932))
        (PORT d[7] (1037:1037:1037) (1037:1037:1037))
        (PORT d[8] (1236:1236:1236) (1236:1236:1236))
        (PORT d[9] (1785:1785:1785) (1785:1785:1785))
        (PORT d[10] (720:720:720) (720:720:720))
        (PORT d[11] (1401:1401:1401) (1401:1401:1401))
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT ena (2320:2320:2320) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (PORT d[0] (2320:2320:2320) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (1143:1143:1143) (1143:1143:1143))
        (PORT datac (1820:1820:1820) (1820:1820:1820))
        (PORT datad (897:897:897) (897:897:897))
        (PORT datae (1773:1773:1773) (1773:1773:1773))
        (PORT dataf (540:540:540) (540:540:540))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2006:2006:2006))
        (PORT d[1] (3749:3749:3749) (3749:3749:3749))
        (PORT d[2] (2680:2680:2680) (2680:2680:2680))
        (PORT d[3] (3542:3542:3542) (3542:3542:3542))
        (PORT d[4] (3296:3296:3296) (3296:3296:3296))
        (PORT d[5] (2349:2349:2349) (2349:2349:2349))
        (PORT d[6] (2478:2478:2478) (2478:2478:2478))
        (PORT d[7] (2547:2547:2547) (2547:2547:2547))
        (PORT d[8] (3231:3231:3231) (3231:3231:3231))
        (PORT d[9] (3069:3069:3069) (3069:3069:3069))
        (PORT d[10] (2214:2214:2214) (2214:2214:2214))
        (PORT d[11] (4129:4129:4129) (4129:4129:4129))
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT ena (2741:2741:2741) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2051:2051:2051) (2051:2051:2051))
        (PORT d[0] (2741:2741:2741) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2259:2259:2259) (2259:2259:2259))
        (PORT d[1] (2155:2155:2155) (2155:2155:2155))
        (PORT d[2] (3238:3238:3238) (3238:3238:3238))
        (PORT d[3] (2636:2636:2636) (2636:2636:2636))
        (PORT d[4] (2683:2683:2683) (2683:2683:2683))
        (PORT d[5] (2283:2283:2283) (2283:2283:2283))
        (PORT d[6] (2344:2344:2344) (2344:2344:2344))
        (PORT d[7] (2161:2161:2161) (2161:2161:2161))
        (PORT d[8] (2971:2971:2971) (2971:2971:2971))
        (PORT d[9] (2306:2306:2306) (2306:2306:2306))
        (PORT d[10] (1888:1888:1888) (1888:1888:1888))
        (PORT d[11] (2392:2392:2392) (2392:2392:2392))
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT ena (3020:3020:3020) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (PORT d[0] (3020:3020:3020) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2266:2266:2266))
        (PORT d[1] (1933:1933:1933) (1933:1933:1933))
        (PORT d[2] (2090:2090:2090) (2090:2090:2090))
        (PORT d[3] (1600:1600:1600) (1600:1600:1600))
        (PORT d[4] (2677:2677:2677) (2677:2677:2677))
        (PORT d[5] (2036:2036:2036) (2036:2036:2036))
        (PORT d[6] (2359:2359:2359) (2359:2359:2359))
        (PORT d[7] (1738:1738:1738) (1738:1738:1738))
        (PORT d[8] (3231:3231:3231) (3231:3231:3231))
        (PORT d[9] (3302:3302:3302) (3302:3302:3302))
        (PORT d[10] (1391:1391:1391) (1391:1391:1391))
        (PORT d[11] (2638:2638:2638) (2638:2638:2638))
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (PORT d[0] (2544:2544:2544) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2325:2325:2325))
        (PORT d[1] (2235:2235:2235) (2235:2235:2235))
        (PORT d[2] (2664:2664:2664) (2664:2664:2664))
        (PORT d[3] (2975:2975:2975) (2975:2975:2975))
        (PORT d[4] (2711:2711:2711) (2711:2711:2711))
        (PORT d[5] (2035:2035:2035) (2035:2035:2035))
        (PORT d[6] (2747:2747:2747) (2747:2747:2747))
        (PORT d[7] (1761:1761:1761) (1761:1761:1761))
        (PORT d[8] (2964:2964:2964) (2964:2964:2964))
        (PORT d[9] (3271:3271:3271) (3271:3271:3271))
        (PORT d[10] (1694:1694:1694) (1694:1694:1694))
        (PORT d[11] (2959:2959:2959) (2959:2959:2959))
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (PORT d[0] (2324:2324:2324) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1324:1324:1324) (1324:1324:1324))
        (PORT datab (1368:1368:1368) (1368:1368:1368))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (562:562:562) (562:562:562))
        (PORT datae (292:292:292) (292:292:292))
        (PORT dataf (581:581:581) (581:581:581))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2387:2387:2387) (2387:2387:2387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2309:2309:2309))
        (PORT d[1] (2764:2764:2764) (2764:2764:2764))
        (PORT d[2] (2657:2657:2657) (2657:2657:2657))
        (PORT d[3] (4402:4402:4402) (4402:4402:4402))
        (PORT d[4] (2818:2818:2818) (2818:2818:2818))
        (PORT d[5] (2865:2865:2865) (2865:2865:2865))
        (PORT d[6] (3253:3253:3253) (3253:3253:3253))
        (PORT d[7] (3118:3118:3118) (3118:3118:3118))
        (PORT d[8] (3085:3085:3085) (3085:3085:3085))
        (PORT d[9] (3138:3138:3138) (3138:3138:3138))
        (PORT d[10] (2342:2342:2342) (2342:2342:2342))
        (PORT d[11] (2586:2586:2586) (2586:2586:2586))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2387:2387:2387) (2387:2387:2387))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2387:2387:2387) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a417\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2587:2587:2587) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2328:2328:2328) (2328:2328:2328))
        (PORT d[1] (2492:2492:2492) (2492:2492:2492))
        (PORT d[2] (2882:2882:2882) (2882:2882:2882))
        (PORT d[3] (3273:3273:3273) (3273:3273:3273))
        (PORT d[4] (2833:2833:2833) (2833:2833:2833))
        (PORT d[5] (2124:2124:2124) (2124:2124:2124))
        (PORT d[6] (2433:2433:2433) (2433:2433:2433))
        (PORT d[7] (2420:2420:2420) (2420:2420:2420))
        (PORT d[8] (3127:3127:3127) (3127:3127:3127))
        (PORT d[9] (3376:3376:3376) (3376:3376:3376))
        (PORT d[10] (2233:2233:2233) (2233:2233:2233))
        (PORT d[11] (2823:2823:2823) (2823:2823:2823))
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT ena (2587:2587:2587) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (PORT d[0] (2587:2587:2587) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a481\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2629:2629:2629) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2854:2854:2854))
        (PORT d[1] (3322:3322:3322) (3322:3322:3322))
        (PORT d[2] (3283:3283:3283) (3283:3283:3283))
        (PORT d[3] (3571:3571:3571) (3571:3571:3571))
        (PORT d[4] (3043:3043:3043) (3043:3043:3043))
        (PORT d[5] (3196:3196:3196) (3196:3196:3196))
        (PORT d[6] (3334:3334:3334) (3334:3334:3334))
        (PORT d[7] (4055:4055:4055) (4055:4055:4055))
        (PORT d[8] (3236:3236:3236) (3236:3236:3236))
        (PORT d[9] (2819:2819:2819) (2819:2819:2819))
        (PORT d[10] (2853:2853:2853) (2853:2853:2853))
        (PORT d[11] (2817:2817:2817) (2817:2817:2817))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2629:2629:2629) (2629:2629:2629))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2629:2629:2629) (2629:2629:2629))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2516:2516:2516) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2268:2268:2268) (2268:2268:2268))
        (PORT d[1] (2473:2473:2473) (2473:2473:2473))
        (PORT d[2] (2637:2637:2637) (2637:2637:2637))
        (PORT d[3] (3237:3237:3237) (3237:3237:3237))
        (PORT d[4] (2815:2815:2815) (2815:2815:2815))
        (PORT d[5] (2385:2385:2385) (2385:2385:2385))
        (PORT d[6] (3282:3282:3282) (3282:3282:3282))
        (PORT d[7] (3103:3103:3103) (3103:3103:3103))
        (PORT d[8] (3037:3037:3037) (3037:3037:3037))
        (PORT d[9] (3151:3151:3151) (3151:3151:3151))
        (PORT d[10] (2321:2321:2321) (2321:2321:2321))
        (PORT d[11] (2279:2279:2279) (2279:2279:2279))
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT ena (2516:2516:2516) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (PORT d[0] (2516:2516:2516) (2516:2516:2516))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a449\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2590:2590:2590) (2590:2590:2590))
        (PORT datab (2035:2035:2035) (2035:2035:2035))
        (PORT datac (573:573:573) (573:573:573))
        (PORT datad (555:555:555) (555:555:555))
        (PORT datae (1500:1500:1500) (1500:1500:1500))
        (PORT dataf (788:788:788) (788:788:788))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2284:2284:2284))
        (PORT d[1] (2172:2172:2172) (2172:2172:2172))
        (PORT d[2] (2739:2739:2739) (2739:2739:2739))
        (PORT d[3] (3857:3857:3857) (3857:3857:3857))
        (PORT d[4] (2703:2703:2703) (2703:2703:2703))
        (PORT d[5] (2295:2295:2295) (2295:2295:2295))
        (PORT d[6] (2510:2510:2510) (2510:2510:2510))
        (PORT d[7] (2182:2182:2182) (2182:2182:2182))
        (PORT d[8] (2688:2688:2688) (2688:2688:2688))
        (PORT d[9] (2048:2048:2048) (2048:2048:2048))
        (PORT d[10] (2522:2522:2522) (2522:2522:2522))
        (PORT d[11] (2419:2419:2419) (2419:2419:2419))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (PORT d[0] (2322:2322:2322) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2851:2851:2851) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (2628:2628:2628))
        (PORT d[1] (4531:4531:4531) (4531:4531:4531))
        (PORT d[2] (4715:4715:4715) (4715:4715:4715))
        (PORT d[3] (3051:3051:3051) (3051:3051:3051))
        (PORT d[4] (4383:4383:4383) (4383:4383:4383))
        (PORT d[5] (3624:3624:3624) (3624:3624:3624))
        (PORT d[6] (3648:3648:3648) (3648:3648:3648))
        (PORT d[7] (2924:2924:2924) (2924:2924:2924))
        (PORT d[8] (3451:3451:3451) (3451:3451:3451))
        (PORT d[9] (4318:4318:4318) (4318:4318:4318))
        (PORT d[10] (3799:3799:3799) (3799:3799:3799))
        (PORT d[11] (2310:2310:2310) (2310:2310:2310))
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT ena (2851:2851:2851) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2047:2047:2047) (2047:2047:2047))
        (PORT d[0] (2851:2851:2851) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2610:2610:2610) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (1986:1986:1986))
        (PORT d[1] (2291:2291:2291) (2291:2291:2291))
        (PORT d[2] (2626:2626:2626) (2626:2626:2626))
        (PORT d[3] (3014:3014:3014) (3014:3014:3014))
        (PORT d[4] (3308:3308:3308) (3308:3308:3308))
        (PORT d[5] (2128:2128:2128) (2128:2128:2128))
        (PORT d[6] (2721:2721:2721) (2721:2721:2721))
        (PORT d[7] (2988:2988:2988) (2988:2988:2988))
        (PORT d[8] (3005:3005:3005) (3005:3005:3005))
        (PORT d[9] (2962:2962:2962) (2962:2962:2962))
        (PORT d[10] (1751:1751:1751) (1751:1751:1751))
        (PORT d[11] (2997:2997:2997) (2997:2997:2997))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT ena (2610:2610:2610) (2610:2610:2610))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
        (PORT d[0] (2610:2610:2610) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2378:2378:2378) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2299:2299:2299))
        (PORT d[1] (1940:1940:1940) (1940:1940:1940))
        (PORT d[2] (2665:2665:2665) (2665:2665:2665))
        (PORT d[3] (1386:1386:1386) (1386:1386:1386))
        (PORT d[4] (2699:2699:2699) (2699:2699:2699))
        (PORT d[5] (2060:2060:2060) (2060:2060:2060))
        (PORT d[6] (2657:2657:2657) (2657:2657:2657))
        (PORT d[7] (1971:1971:1971) (1971:1971:1971))
        (PORT d[8] (2701:2701:2701) (2701:2701:2701))
        (PORT d[9] (3020:3020:3020) (3020:3020:3020))
        (PORT d[10] (1666:1666:1666) (1666:1666:1666))
        (PORT d[11] (2929:2929:2929) (2929:2929:2929))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT ena (2378:2378:2378) (2378:2378:2378))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (23:23:23))
      (SETUP ena (posedge clk) (23:23:23))
      (HOLD d (posedge clk) (213:213:213))
      (HOLD ena (posedge clk) (213:213:213))
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_register")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
        (PORT d[0] (2378:2378:2378) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_ram_pulse_generator")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1327:1327:1327))
        (PORT datab (1369:1369:1369) (1369:1369:1369))
        (PORT datac (840:840:840) (840:840:840))
        (PORT datad (1472:1472:1472) (1472:1472:1472))
        (PORT datae (779:779:779) (779:779:779))
        (PORT dataf (532:532:532) (532:532:532))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\InstROM1\|altsyncram_component\|auto_generated\|mux2\|l4_w1_n0_mux_dataout\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3239:3239:3239) (3239:3239:3239))
        (PORT datab (2840:2840:2840) (2840:2840:2840))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (1193:1193:1193) (1193:1193:1193))
        (PORT datae (1414:1414:1414) (1414:1414:1414))
        (PORT dataf (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|INSTBUFFER\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (PORT ena (2785:2785:2785) (2785:2785:2785))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|WRITEREG\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2477:2477:2477))
        (PORT datac (249:249:249) (249:249:249))
        (PORT datad (3530:3530:3530) (3530:3530:3530))
        (PORT dataf (584:584:584) (584:584:584))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|inst3\|WRITEREG\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (294:294:294))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (2061:2061:2061) (2061:2061:2061))
        (PORT datae (220:220:220) (220:220:220))
        (PORT dataf (790:790:790) (790:790:790))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst13\|inst\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst15\|inst\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (PORT adatasdata (548:548:548) (548:548:548))
        (PORT aclr (1894:1894:1894) (1894:1894:1894))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (547:547:547) (547:547:547))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst\|SE\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1513:1513:1513) (1513:1513:1513))
        (PORT datab (2420:2420:2420) (2420:2420:2420))
        (PORT datac (287:287:287) (287:287:287))
        (PORT datad (246:246:246) (246:246:246))
        (PORT dataf (2537:2537:2537) (2537:2537:2537))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT adatasdata (531:531:531) (531:531:531))
        (PORT aclr (1870:1870:1870) (1870:1870:1870))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst1\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (531:531:531) (531:531:531))
        (PORT dataf (338:338:338) (338:338:338))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (572:572:572) (572:572:572))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5212:5212:5212) (5212:5212:5212))
        (PORT datab (639:639:639) (639:639:639))
        (PORT datac (578:578:578) (578:578:578))
        (PORT datad (517:517:517) (517:517:517))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (539:539:539) (539:539:539))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (936:936:936))
        (PORT datac (356:356:356) (356:356:356))
        (PORT dataf (678:678:678) (678:678:678))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (604:604:604) (604:604:604))
        (PORT datac (625:625:625) (625:625:625))
        (PORT datad (578:578:578) (578:578:578))
        (PORT datae (5153:5153:5153) (5153:5153:5153))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (535:535:535) (535:535:535))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst3\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (639:639:639))
        (PORT dataf (232:232:232) (232:232:232))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (940:940:940))
        (PORT datac (536:536:536) (536:536:536))
        (PORT dataf (690:690:690) (690:690:690))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (303:303:303))
        (PORT datab (5482:5482:5482) (5482:5482:5482))
        (PORT datad (264:264:264) (264:264:264))
        (PORT datae (530:530:530) (530:530:530))
        (PORT dataf (719:719:719) (719:719:719))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (539:539:539) (539:539:539))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (940:940:940))
        (PORT datac (600:600:600) (600:600:600))
        (PORT dataf (688:688:688) (688:688:688))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (607:607:607) (607:607:607))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (392:392:392) (392:392:392))
        (PORT datae (5278:5278:5278) (5278:5278:5278))
        (PORT dataf (662:662:662) (662:662:662))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (576:576:576) (576:576:576))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (674:674:674))
        (PORT datab (672:672:672) (672:672:672))
        (PORT datad (634:634:634) (634:634:634))
        (PORT datae (799:799:799) (799:799:799))
        (PORT dataf (816:816:816) (816:816:816))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT adatasdata (534:534:534) (534:534:534))
        (PORT aclr (1870:1870:1870) (1870:1870:1870))
        (PORT ena (2560:2560:2560) (2560:2560:2560))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT dataf (695:695:695) (695:695:695))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (537:537:537) (537:537:537))
        (IOPATH datad cout (482:482:482) (482:482:482))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (680:680:680))
        (PORT datab (5482:5482:5482) (5482:5482:5482))
        (PORT datac (305:305:305) (305:305:305))
        (PORT dataf (603:603:603) (603:603:603))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1870:1870:1870) (1870:1870:1870))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (661:661:661) (661:661:661))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datac (582:582:582) (582:582:582))
        (PORT dataf (694:694:694) (694:694:694))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst1\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5221:5221:5221) (5221:5221:5221))
        (PORT datab (676:676:676) (676:676:676))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (345:345:345) (345:345:345))
        (PORT dataf (713:713:713) (713:713:713))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part2\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datac (697:697:697) (697:697:697))
        (PORT dataf (699:699:699) (699:699:699))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst2\|inst7\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (371:371:371) (371:371:371))
        (PORT dataf (629:629:629) (629:629:629))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (680:680:680))
        (PORT datab (5482:5482:5482) (5482:5482:5482))
        (PORT datac (419:419:419) (419:419:419))
        (PORT datad (271:271:271) (271:271:271))
        (PORT dataf (314:314:314) (314:314:314))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2151:2151:2151))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1870:1870:1870) (1870:1870:1870))
        (PORT ena (2560:2560:2560) (2560:2560:2560))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (948:948:948))
        (PORT datad (341:341:341) (341:341:341))
        (PORT dataf (698:698:698) (698:698:698))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (647:647:647) (647:647:647))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (438:438:438) (438:438:438))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (401:401:401) (401:401:401))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (130:130:130) (130:130:130))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (1676:1676:1676) (1676:1676:1676))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (5203:5203:5203) (5203:5203:5203))
        (PORT dataf (704:704:704) (704:704:704))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (562:562:562) (562:562:562))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datab (371:371:371) (371:371:371))
        (PORT dataf (711:711:711) (711:711:711))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datab sumout (622:622:622) (622:622:622))
        (IOPATH datab cout (541:541:541) (541:541:541))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst1\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (299:299:299))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (518:518:518) (518:518:518))
        (PORT dataf (630:630:630) (630:630:630))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst8\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5333:5333:5333) (5333:5333:5333))
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (586:586:586) (586:586:586))
        (PORT dataf (663:663:663) (663:663:663))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datac (747:747:747) (747:747:747))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH datac cout (458:458:458) (458:458:458))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst5\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (606:606:606))
        (PORT datab (395:395:395) (395:395:395))
        (PORT datac (5310:5310:5310) (5310:5310:5310))
        (PORT datad (375:375:375) (375:375:375))
        (PORT dataf (668:668:668) (668:668:668))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst3\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (549:549:549) (549:549:549))
        (PORT dataf (334:334:334) (334:334:334))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst7\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (280:280:280) (280:280:280))
        (PORT datad (5272:5272:5272) (5272:5272:5272))
        (PORT dataf (670:670:670) (670:670:670))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (236:236:236) (236:236:236))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (544:544:544) (544:544:544))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst1\|inst\|Adder8\-inst3\|inst5\|9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (293:293:293))
        (PORT datab (390:390:390) (390:390:390))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (392:392:392) (392:392:392))
        (PORT dataf (500:500:500) (500:500:500))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (PORT adatasdata (642:642:642) (642:642:642))
        (PORT aclr (1892:1892:1892) (1892:1892:1892))
        (PORT ena (2430:2430:2430) (2430:2430:2430))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datad (327:327:327) (327:327:327))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst3\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (288:288:288))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (381:381:381) (381:381:381))
        (PORT datad (275:275:275) (275:275:275))
        (PORT datae (5255:5255:5255) (5255:5255:5255))
        (PORT dataf (675:675:675) (675:675:675))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datad (1035:1035:1035) (1035:1035:1035))
        (PORT dataf (708:708:708) (708:708:708))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH dataa cout (572:572:572) (572:572:572))
        (IOPATH datad sumout (439:439:439) (439:439:439))
        (IOPATH datad cout (368:368:368) (368:368:368))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH dataf cout (324:324:324) (324:324:324))
        (IOPATH cin sumout (131:131:131) (131:131:131))
        (IOPATH cin cout (37:37:37) (37:37:37))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst9\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5815:5815:5815) (5815:5815:5815))
        (PORT datab (717:717:717) (717:717:717))
        (PORT datac (704:704:704) (704:704:704))
        (PORT dataf (247:247:247) (247:247:247))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1023:1023:1023) (1023:1023:1023))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT adatasdata (536:536:536) (536:536:536))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (2428:2428:2428) (2428:2428:2428))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst10\|inst\|Adder8\-inst\|inst3\|10\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (953:953:953))
        (PORT datac (865:865:865) (865:865:865))
        (PORT dataf (706:706:706) (706:706:706))
        (IOPATH dataa sumout (650:650:650) (650:650:650))
        (IOPATH datac sumout (516:516:516) (516:516:516))
        (IOPATH dataf sumout (389:389:389) (389:389:389))
        (IOPATH cin sumout (131:131:131) (131:131:131))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst\|inst6\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5819:5819:5819) (5819:5819:5819))
        (PORT datab (280:280:280) (280:280:280))
        (PORT datac (718:718:718) (718:718:718))
        (PORT datad (705:705:705) (705:705:705))
        (PORT dataf (244:244:244) (244:244:244))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (253:253:253) (253:253:253))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2176:2176:2176))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1895:1895:1895) (1895:1895:1895))
        (PORT ena (1023:1023:1023) (1023:1023:1023))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part1\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (534:534:534) (534:534:534))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (1475:1475:1475) (1475:1475:1475))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|CU\|BCU\|inst1\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2371:2371:2371) (2371:2371:2371))
        (PORT datab (2004:2004:2004) (2004:2004:2004))
        (PORT datac (2403:2403:2403) (2403:2403:2403))
        (PORT datad (1670:1670:1670) (1670:1670:1670))
        (PORT datae (1471:1471:1471) (1471:1471:1471))
        (PORT dataf (2511:2511:2511) (2511:2511:2511))
        (IOPATH dataa combout (397:397:397) (397:397:397))
        (IOPATH datab combout (374:374:374) (374:374:374))
        (IOPATH datac combout (285:285:285) (285:285:285))
        (IOPATH datad combout (285:285:285) (285:285:285))
        (IOPATH datae combout (161:161:161) (161:161:161))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst1\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1336:1336:1336))
        (PORT datab (5502:5502:5502) (5502:5502:5502))
        (PORT datac (778:778:778) (778:778:778))
        (PORT dataf (699:699:699) (699:699:699))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (1908:1908:1908) (1908:1908:1908))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT adatasdata (538:538:538) (538:538:538))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (PORT ena (2760:2760:2760) (2760:2760:2760))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_comb")
    (INSTANCE \\IntelInside\|inst4\|inst5\|inst3\|inst\|inst3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (5456:5456:5456) (5456:5456:5456))
        (PORT datac (266:266:266) (266:266:266))
        (PORT dataf (650:650:650) (650:650:650))
        (IOPATH dataa combout (384:384:384) (384:384:384))
        (IOPATH datab combout (364:364:364) (364:364:364))
        (IOPATH datac combout (239:239:239) (239:239:239))
        (IOPATH datad combout (350:350:350) (350:350:350))
        (IOPATH dataf combout (55:55:55) (55:55:55))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|PCBUFFER\|inst\|diff32Part4\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (PORT datain (162:162:162) (162:162:162))
        (PORT aclr (1877:1877:1877) (1877:1877:1877))
        (PORT ena (1460:1460:1460) (1460:1460:1460))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD datain (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part3\|inst\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (528:528:528) (528:528:528))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2154:2154:2154))
        (PORT adatasdata (546:546:546) (546:546:546))
        (PORT aclr (1873:1873:1873) (1873:1873:1873))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT adatasdata (541:541:541) (541:541:541))
        (PORT aclr (1867:1867:1867) (1867:1867:1867))
        (PORT ena (3090:3090:3090) (3090:3090:3090))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_lcell_ff")
    (INSTANCE \\IntelInside\|inst1\|PCREGBUFFER\|diff32Part4\|inst1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (PORT adatasdata (647:647:647) (647:647:647))
        (PORT aclr (1883:1883:1883) (1883:1883:1883))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
        (IOPATH (posedge clk) regout (99:99:99) (99:99:99))
        (IOPATH (posedge aclr) regout (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (SETUP adatasdata (posedge clk) (95:95:95))
      (SETUP ena (posedge clk) (95:95:95))
      (HOLD adatasdata (posedge clk) (157:157:157))
      (HOLD ena (posedge clk) (157:157:157))
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTWRITEMEM\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2998:2998:2998) (2998:2998:2998))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTWRITEMEM1\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2609:2609:2609) (2609:2609:2609))
        (IOPATH datain padio (2277:2277:2277) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1882:1882:1882) (1882:1882:1882))
        (IOPATH datain padio (2066:2066:2066) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1917:1917:1917) (1917:1917:1917))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1417:1417:1417) (1417:1417:1417))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1890:1890:1890) (1890:1890:1890))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3401:3401:3401) (3401:3401:3401))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2439:2439:2439) (2439:2439:2439))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2950:2950:2950) (2950:2950:2950))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1693:1693:1693) (1693:1693:1693))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2305:2305:2305) (2305:2305:2305))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1933:1933:1933) (1933:1933:1933))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3398:3398:3398) (3398:3398:3398))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2265:2265:2265) (2265:2265:2265))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2544:2544:2544) (2544:2544:2544))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1830:1830:1830) (1830:1830:1830))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1447:1447:1447) (1447:1447:1447))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3939:3939:3939) (3939:3939:3939))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2290:2290:2290) (2290:2290:2290))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3990:3990:3990) (3990:3990:3990))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1528:1528:1528) (1528:1528:1528))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1679:1679:1679) (1679:1679:1679))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1651:1651:1651) (1651:1651:1651))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1941:1941:1941) (1941:1941:1941))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2485:2485:2485) (2485:2485:2485))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2172:2172:2172) (2172:2172:2172))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1883:1883:1883) (1883:1883:1883))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1440:1440:1440) (1440:1440:1440))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2179:2179:2179) (2179:2179:2179))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2321:2321:2321) (2321:2321:2321))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1912:1912:1912) (1912:1912:1912))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2282:2282:2282) (2282:2282:2282))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTINSTIF\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2103:2103:2103) (2103:2103:2103))
        (IOPATH datain padio (2083:2083:2083) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1659:1659:1659) (1659:1659:1659))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2412:2412:2412) (2412:2412:2412))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2024:2024:2024) (2024:2024:2024))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2153:2153:2153) (2153:2153:2153))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1999:1999:1999) (1999:1999:1999))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2738:2738:2738) (2738:2738:2738))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1823:1823:1823) (1823:1823:1823))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1868:1868:1868) (1868:1868:1868))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2309:2309:2309) (2309:2309:2309))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2400:2400:2400) (2400:2400:2400))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2511:2511:2511) (2511:2511:2511))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1955:1955:1955) (1955:1955:1955))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2675:2675:2675) (2675:2675:2675))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2724:2724:2724) (2724:2724:2724))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4249:4249:4249) (4249:4249:4249))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3268:3268:3268) (3268:3268:3268))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3201:3201:3201) (3201:3201:3201))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2207:2207:2207) (2207:2207:2207))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4476:4476:4476) (4476:4476:4476))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3491:3491:3491) (3491:3491:3491))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3442:3442:3442) (3442:3442:3442))
        (IOPATH datain padio (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4827:4827:4827) (4827:4827:4827))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (4442:4442:4442) (4442:4442:4442))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3541:3541:3541) (3541:3541:3541))
        (IOPATH datain padio (2056:2056:2056) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3813:3813:3813) (3813:3813:3813))
        (IOPATH datain padio (2036:2036:2036) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (5384:5384:5384) (5384:5384:5384))
        (IOPATH datain padio (2036:2036:2036) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3041:3041:3041) (3041:3041:3041))
        (IOPATH datain padio (2073:2073:2073) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3035:3035:3035) (3035:3035:3035))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3736:3736:3736) (3736:3736:3736))
        (IOPATH datain padio (2036:2036:2036) (2036:2036:2036))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3938:3938:3938) (3938:3938:3938))
        (IOPATH datain padio (2134:2134:2134) (2134:2134:2134))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2809:2809:2809) (2809:2809:2809))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPC\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1704:1704:1704) (1704:1704:1704))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[31\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2704:2704:2704) (2704:2704:2704))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[30\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3139:3139:3139) (3139:3139:3139))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[29\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2321:2321:2321) (2321:2321:2321))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[28\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3042:3042:3042) (3042:3042:3042))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[27\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2990:2990:2990) (2990:2990:2990))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[26\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2133:2133:2133) (2133:2133:2133))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[25\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3230:3230:3230) (3230:3230:3230))
        (IOPATH datain padio (2144:2144:2144) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[24\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2726:2726:2726) (2726:2726:2726))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[23\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2616:2616:2616) (2616:2616:2616))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[22\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2760:2760:2760) (2760:2760:2760))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[21\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2402:2402:2402) (2402:2402:2402))
        (IOPATH datain padio (2267:2267:2267) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[20\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2604:2604:2604) (2604:2604:2604))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[19\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2157:2157:2157) (2157:2157:2157))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[18\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2129:2129:2129) (2129:2129:2129))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[17\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1433:1433:1433) (1433:1433:1433))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[16\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1884:1884:1884) (1884:1884:1884))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[15\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1791:1791:1791) (1791:1791:1791))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[14\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2111:2111:2111) (2111:2111:2111))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[13\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2392:2392:2392) (2392:2392:2392))
        (IOPATH datain padio (2217:2217:2217) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[12\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2820:2820:2820) (2820:2820:2820))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[11\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1566:1566:1566) (1566:1566:1566))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[10\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2188:2188:2188) (2188:2188:2188))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[9\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2180:2180:2180) (2180:2180:2180))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[8\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2378:2378:2378) (2378:2378:2378))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[7\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2588:2588:2588) (2588:2588:2588))
        (IOPATH datain padio (2247:2247:2247) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[6\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1744:1744:1744) (1744:1744:1744))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[5\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2688:2688:2688) (2688:2688:2688))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[4\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1831:1831:1831) (1831:1831:1831))
        (IOPATH datain padio (2227:2227:2227) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[3\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2746:2746:2746) (2746:2746:2746))
        (IOPATH datain padio (2257:2257:2257) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (1764:1764:1764) (1764:1764:1764))
        (IOPATH datain padio (2237:2237:2237) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3402:3402:3402) (3402:3402:3402))
        (IOPATH datain padio (2144:2144:2144) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "stratixii_asynch_io")
    (INSTANCE \\TESTPCIF\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3404:3404:3404) (3404:3404:3404))
        (IOPATH datain padio (2046:2046:2046) (2046:2046:2046))
      )
    )
  )
)
