<!doctype html>
<html>
<head>
<title>QSPIDMA_DST_CTRL2 (QSPI) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___qspi.html")>QSPI Module</a> &gt; QSPIDMA_DST_CTRL2 (QSPI) Register</p><h1>QSPIDMA_DST_CTRL2 (QSPI) Register</h1>
<h2>QSPIDMA_DST_CTRL2 (QSPI) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>QSPIDMA_DST_CTRL2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000824</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FF0F0824</span> (QSPI)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">mixed<span class="tooltiptext2rr">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x081BFFF8</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>General DST DMA Control Reg 2</td></tr>
</table>
<p></p>
<h2>QSPIDMA_DST_CTRL2 (QSPI) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:28</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x1</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>AWCACHE</td><td class="center">26:24</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Controls the AWCACHE bits of the AXI Write transaction:<br/>Bit[24]: AXI AwCache[0] signal.<br/>Bit[25]: AXI AwCache[2] signal.<br/>Bit[26]: AXI AwCache[3] signal.<br/>Note: AXI AwCache[1] signal is always driven to 1.<br/>Note: Change this value only when controller is not processing commands.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">23</td><td class="tooltip3rr grayback">raz<span class="tooltiptext2rr">Read as zero</span></td><td class="hex center grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>TIMEOUT_EN</td><td class="center">22</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Timeout Counters 1 and 2 common enable:<br/>0: disable.<br/>1: enable.<br/>Note: Change this value only when controller is not processing commands.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">21:19</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x3</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">18:16</td><td class="tooltip3rr grayback">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center grayback">0x3</td><td class=grayback>reserved.</td></tr>
<tr valign=top><td>TIMEOUT_PRE</td><td class="center">15:4</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0xFFF</td><td>Set the prescaler value for the timeout in clk (~2.5ns) cycles (Refer to [TIMEOUT_VAL] description). The [TIMEOUT_PRE] field is interpreted as follows:<br/>000: Prescaler enables timer every cycle.<br/>001: Prescaler enables timer every 2 cycles.<br/>..<br/>FFF: Prescaler enables timer every 4096 cycles.<br/>Note: Change this value only when controller is not processing commands.</td></tr>
<tr valign=top><td>MAX_OUTS_CMDS</td><td class="center"> 3:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x8</td><td>Controls the maximum number of outstanding AXI write commands issued. The field is interpreted as follows:<br/>0: Max of 1 Outstanding Write command allowed<br/>1 to 8: Max of 2 to 9 Outstanding Write commands allowed<br/>Note: Change this value only when controller is not processing commands.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>