Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar  2 17:19:26 2025
| Host         : DESKTOP-E2RTGAK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           12 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |               7 |            1 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------+------------------------+------------------+----------------+--------------+
|    Clock Signal   |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG    |                     | dbnc/dt1/AR[0]         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    |                     | dbnc_reset/dt1/AR[0]   |                1 |              2 |         2.00 |
|  div/clk_div_OBUF |                     |                        |                4 |              4 |         1.00 |
|  div/clk_div_OBUF | dbnc_reset/dt1/E[0] |                        |                2 |              8 |         4.00 |
|  div/clk_div_OBUF |                     | dbnc_reset/dt1/q_reg_0 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG    |                     |                        |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG    | dbnc/dt2/E[0]       | dbnc_reset/dt1/q_reg_0 |               21 |             68 |         3.24 |
+-------------------+---------------------+------------------------+------------------+----------------+--------------+


