--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -2.023(R)|      FAST  |    4.507(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -2.023(R)|      FAST  |    4.508(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    6.867(R)|      SLOW  |   -3.296(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.238(R)|      SLOW  |   -2.024(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    3.705(R)|      SLOW  |   -1.718(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_PCLK                |         7.623(R)|      SLOW  |         4.463(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
SPI_DAC_A_SYNC             |        11.695(R)|      SLOW  |         7.421(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.601(R)|      SLOW  |         7.332(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        10.495(R)|      SLOW  |         6.642(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |        10.118(F)|      SLOW  |         6.573(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.614(F)|      SLOW  |         6.886(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |        10.182(F)|      SLOW  |         6.622(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.656(F)|      SLOW  |         7.632(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.558(F)|      SLOW  |         7.543(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.416(F)|      SLOW  |         7.476(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        14.408(F)|      SLOW  |         9.301(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        14.406(F)|      SLOW  |         9.283(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |        10.109(F)|      SLOW  |         6.587(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        14.299(F)|      SLOW  |         9.251(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        12.653(F)|      SLOW  |         8.192(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        13.823(F)|      SLOW  |         8.943(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        14.814(F)|      SLOW  |         9.490(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |        10.171(F)|      SLOW  |         6.618(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        13.824(F)|      SLOW  |         8.952(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        13.161(F)|      SLOW  |         8.631(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        11.813(F)|      SLOW  |         7.483(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        10.839(F)|      SLOW  |         6.884(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        11.414(F)|      SLOW  |         7.295(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        11.426(F)|      SLOW  |         7.276(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.869(F)|      SLOW  |         6.421(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |        10.073(F)|      SLOW  |         6.585(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |        10.047(F)|      SLOW  |         6.532(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.322(F)|      SLOW  |         8.071(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.652(F)|      SLOW  |         7.559(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.033(R)|      SLOW  |         5.943(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.229(R)|      SLOW  |         5.351(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        13.237(R)|      SLOW  |         5.731(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        11.266(R)|      SLOW  |         5.394(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        11.266(R)|      SLOW  |         5.452(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        11.471(R)|      SLOW  |         6.124(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        11.472(R)|      SLOW  |         6.279(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        13.228(R)|      SLOW  |         6.836(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        13.228(R)|      SLOW  |         6.951(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        11.273(R)|      SLOW  |         6.395(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        13.477(R)|      SLOW  |         7.111(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        13.477(R)|      SLOW  |         7.482(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        11.481(R)|      SLOW  |         4.851(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |        10.932(R)|      SLOW  |         4.818(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |        10.932(R)|      SLOW  |         4.791(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         8.644(R)|      SLOW  |         5.206(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.744(R)|      SLOW  |         5.530(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.826(R)|      SLOW  |         4.939(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         9.961(R)|      SLOW  |         5.230(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        11.838(R)|      SLOW  |         7.404(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |        10.480(R)|      SLOW  |         5.264(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |        10.480(R)|      SLOW  |         5.319(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        12.473(R)|      SLOW  |         5.616(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |        11.187(R)|      SLOW  |         5.513(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        12.473(R)|      SLOW  |         5.012(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |        10.846(R)|      SLOW  |         6.771(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        11.719(R)|      SLOW  |         4.955(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |        10.642(R)|      SLOW  |         5.923(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         9.961(R)|      SLOW  |         5.706(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        12.212(R)|      SLOW  |         6.358(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        11.719(R)|      SLOW  |         6.005(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        12.212(R)|      SLOW  |         5.490(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        12.925(R)|      SLOW  |         5.957(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        12.925(R)|      SLOW  |         6.093(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         8.641(R)|      SLOW  |         5.633(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.454(R)|      SLOW  |         4.900(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |        12.702(R)|      SLOW  |         8.017(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    6.795|    4.222|    3.781|    7.012|
GPIFII_PCLK_IN |    0.404|         |         |         |
RESET          |   22.447|   22.447|   21.166|   21.166|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    5.949|         |         |         |
GPIFII_PCLK_IN |    7.535|         |         |         |
RESET          |    6.699|    6.699|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    3.313|         |
RESET          |         |         |    2.070|    2.070|
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 15 12:51:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



