{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "49261a34",
   "metadata": {},
   "outputs": [],
   "source": [
    "# determing the packet length for each rank\n",
    "import math\n",
    "import os\n",
    "import numpy as np\n",
    "num_rank = 96\n",
    "def get_packetLength_per_rank(num_rank): # This is the number of elements\n",
    "    directory = 'GCN_matrices'\n",
    "    dict_packet_length = {}\n",
    "    dict_ratio = {}\n",
    "    for filenm in os.listdir(directory): # iterate over all files\n",
    "        file_name = os.path.join(directory, filenm)\n",
    "        if os.path.isfile(file_name): # if it is a file\n",
    "            splitted_file_name = file_name.split(\"/\")[1].split(\"_\")\n",
    "            dataset = splitted_file_name[0]\n",
    "            print(file_name)\n",
    "            bucket_list = [0 for g in range(num_rank)] # total: both diagonal and off-diagonal\n",
    "            bucket_list_diagonal = [0 for g in range(num_rank)] # only diagonal\n",
    "            with open(file_name) as f:\n",
    "                line1 = f.readline() \n",
    "                line2 = int(f.readline())\n",
    "                lines = f.readlines()\n",
    "                num_row = int(line1.split()[0])\n",
    "                num_col = int(line1.split()[1])\n",
    "                bucket_length = int(num_row/num_rank)\n",
    "                for i in range(line2):\n",
    "#                     print(lines[i])\n",
    "#                     print(i)\n",
    "#                     print(row)\n",
    "                    row = int(lines[i].split()[0])\n",
    "                    col = int(lines[i].split()[1])\n",
    "                    bucket = int(row/bucket_length)\n",
    "                    if bucket > num_rank - 1: # if we are out of range as a result of rounding bucket_length \\\\\n",
    "                        # just add these outliers to the last rank\n",
    "                        bucket = num_rank - 1\n",
    "                    bucket_list[bucket] += 1\n",
    "                    if col >= bucket*bucket_length and col < (bucket +1) * bucket_length:\n",
    "                        bucket_list_diagonal[bucket] += 1\n",
    "            ratio_diag = np.array(bucket_list_diagonal)/np.array(bucket_list)\n",
    "            # ratio of diag over total (both diagonal and off-diagonal)\n",
    "            if splitted_file_name[1] == 'A.txt': # A matrix is being used for both layers\n",
    "                key1 = dataset + '_L1_AXW'\n",
    "                key2 = dataset + '_L2_AXW'\n",
    "                dict_packet_length[key1] = bucket_list\n",
    "                dict_packet_length[key2] = bucket_list\n",
    "                dict_ratio[key1] = ratio_diag\n",
    "                dict_ratio[key2] = ratio_diag\n",
    "            elif splitted_file_name[1] == 'feat': \n",
    "                if splitted_file_name[2] == 'L1.txt':\n",
    "                    key = dataset + '_L1_XW'\n",
    "                    dict_packet_length[key] = bucket_list\n",
    "                    dict_ratio[key] = ratio_diag\n",
    "                elif splitted_file_name[2] == 'L2.txt':\n",
    "                    key = dataset + '_L2_XW'\n",
    "                    dict_packet_length[key] = bucket_list\n",
    "                    dict_ratio[key] = ratio_diag\n",
    "                else:\n",
    "                    print('unsupported file name')\n",
    "            else:\n",
    "                print('unsupported file name')\n",
    "    return dict_packet_length, dict_ratio"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "1a01b89c",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "Cora_L2_XW\n",
      "packet length 1524.0833333333333\n",
      "ratio diag 0.041666666666666664\n",
      "Cora_L1_AXW\n",
      "packet length 439.8333333333333\n",
      "ratio diag 0.2718319319435809\n",
      "Cora_L2_AXW\n",
      "packet length 439.8333333333333\n",
      "ratio diag 0.2718319319435809\n",
      "Cora_L1_XW\n",
      "packet length 2050.6666666666665\n",
      "ratio diag 0.042571262815470745\n",
      "PPI_L1_XW\n",
      "packet length 1177.9583333333333\n",
      "ratio diag 0.041666666666666664\n",
      "Pubmed_L1_AXW\n",
      "packet length 3693.7916666666665\n",
      "ratio diag 0.10801344168758227\n",
      "Pubmed_L2_AXW\n",
      "packet length 3693.7916666666665\n",
      "ratio diag 0.10801344168758227\n",
      "PPI_L2_XW\n",
      "packet length 1177.9583333333333\n",
      "ratio diag 0.041666666666666664\n",
      "ogbnproducts_L1_AXW\n",
      "packet length 5154928.333333333\n",
      "ratio diag 0.044891911428965064\n",
      "ogbnproducts_L2_AXW\n",
      "packet length 5154928.333333333\n",
      "ratio diag 0.044891911428965064\n",
      "Reddit_L1_AXW\n",
      "packet length 4775662.166666667\n",
      "ratio diag 0.1824493295543045\n",
      "Reddit_L2_AXW\n",
      "packet length 4775662.166666667\n",
      "ratio diag 0.1824493295543045\n",
      "Citeseer_L2_XW\n",
      "packet length 1488.0\n",
      "ratio diag 0.041666666666666664\n",
      "Citeseer_L1_XW\n",
      "packet length 4381.875\n",
      "ratio diag 0.03625087675091912\n",
      "PPI_L1_AXW\n",
      "packet length 1420.2083333333333\n",
      "ratio diag 0.16842938947447827\n",
      "PPI_L2_AXW\n",
      "packet length 1420.2083333333333\n",
      "ratio diag 0.16842938947447827\n",
      "ogbnproducts_L1_XW\n",
      "packet length 10105487.5\n",
      "ratio diag 0.041666666666666664\n",
      "ogbnproducts_L2_XW\n",
      "packet length 453595.2916666667\n",
      "ratio diag 0.041666666666666664\n",
      "Citeseer_L1_AXW\n",
      "packet length 384.5\n",
      "ratio diag 0.5209626517337504\n",
      "Citeseer_L2_AXW\n",
      "packet length 384.5\n",
      "ratio diag 0.5209626517337504\n",
      "Pubmed_L2_XW\n",
      "packet length 10229.041666666666\n",
      "ratio diag 0.041666666666666664\n",
      "Reddit_L2_XW\n",
      "packet length 25210.333333333332\n",
      "ratio diag 0.041666666666666664\n",
      "Pubmed_L1_XW\n",
      "packet length 41167.958333333336\n",
      "ratio diag 0.041666666666666664\n",
      "Reddit_L1_XW\n",
      "packet length 41167.958333333336\n",
      "ratio diag 0.041666666666666664\n"
     ]
    }
   ],
   "source": [
    "dict_packet_length, ratio_diag = get_packetLength_per_rank(24)\n",
    "for key in dict_packet_length:\n",
    "    print(key)\n",
    "    print('packet length', np.mean(np.array(dict_packet_length[key])))\n",
    "    print('ratio diag', np.mean(np.array(ratio_diag[key])))\n",
    "# print(dict_packet_length)\n",
    "# print('-------------------------------------------')\n",
    "# print(ratio_diag)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "4a68eea4",
   "metadata": {},
   "outputs": [],
   "source": [
    "# Simulating a switch\n",
    "from constant import *\n",
    "import math\n",
    "import random as ra\n",
    "\n",
    "\n",
    "def sweep(sweep_threshold, sweep_step, payload_length, num_port):\n",
    "    # payload_length is a list and is in Bytes\n",
    "    ra.seed(1)\n",
    "    results = []\n",
    "    time_stamp = [0 for j in range(num_port)]\n",
    "    sweep_num = int(sweep_threshold/sweep_step)\n",
    "    num_expr = sweep_num ** num_port\n",
    "    verbose_freq = 100 # showing the progress for each segment\n",
    "    verbose_segment = int(num_expr/verbose_freq)\n",
    "    verbose_num = 0\n",
    "    for i in range(num_expr):\n",
    "        # print(i)\n",
    "        if i%verbose_segment == 0:\n",
    "            print(verbose_num, \" percent\")\n",
    "            verbose_num += 1\n",
    "        # print(time_stamp)\n",
    "        delay = comp_delay(time_stamp, payload_length, num_port, 'default', 0)\n",
    "        results.append(delay)\n",
    "        # print(delay)\n",
    "        time_stamp[0] += sweep_step\n",
    "        for k in range(num_port):\n",
    "            if time_stamp[k] == sweep_threshold:\n",
    "                time_stamp[k] = 0\n",
    "                if k != num_port - 1:\n",
    "                    time_stamp[k+1] += sweep_step\n",
    "    return results\n",
    "\n",
    "def sweepRand(num_expr, sweep_threshold, sweep_step, payload_length, num_port):\n",
    "    # payload_length is a list and is in Bytes\n",
    "    ra.seed(1)\n",
    "    results = []\n",
    "    sweep_num = int(sweep_threshold/sweep_step)\n",
    "    verbose_freq = 100 # showing the progress for each segment\n",
    "    verbose_segment = int(num_expr/verbose_freq)\n",
    "    verbose_num = 0\n",
    "    for i in range(num_expr):\n",
    "        # print(i)\n",
    "        if i%verbose_segment == 0:\n",
    "            print(verbose_num, \" percent\")\n",
    "            verbose_num += 1\n",
    "        # print(time_stamp)\n",
    "        # time_stamp[0] += sweep_step\n",
    "        time_stamp = [ra.randrange(0, sweep_threshold, sweep_step) for j in range(num_port)]\n",
    "        delay = comp_delay(time_stamp, payload_length, num_port, 'default', [0 for j in range(num_port)])\n",
    "        results.append(delay)\n",
    "        # print(delay)\n",
    "    print('finished')\n",
    "    return results\n",
    "\n",
    "def comp_delay_wrapper(time_stamp, payload_length, num_port, op_type, inp_packet_delay, fpga_mode):\n",
    "    if fpga_mode == 'FaaS':\n",
    "        switch_lat = SWITCH_LATENCY_NETFPGA\n",
    "    elif fpga_mode == 'FatS':\n",
    "        switch_lat = SWITCH_LATENCY_OMNIPATH + UDP_ALVEO_LATENCY\n",
    "    else: \n",
    "        print (\"Incorrect fpga_mode\")\n",
    "    mytime = 0\n",
    "    end_time_port = [0 for i in range(num_port)]\n",
    "    curr_queue = 0 # pointer to which queue\n",
    "#     print('Hey: num port', num_port)\n",
    "    num_beats = [math.ceil((payload_length[k] + HEADER_LENGTH)/PHIT_SIZE) for k in range(num_port)]\n",
    "    if op_type == 'default':\n",
    "        packet_delay = [num_beats[k] * PERIOD_CLK for k in range(num_port)]\n",
    "    else:\n",
    "        packet_delay = inp_packet_delay\n",
    "    queuefinished = [False for i in range(num_port)]\n",
    "    # num_finished = 0\n",
    "    \n",
    "    while all(queuefinished) == False:\n",
    "        if mytime >= time_stamp[curr_queue] and queuefinished[curr_queue] == False: #schedule an consume the packet\n",
    "            queuefinished[curr_queue] = True\n",
    "            mytime += packet_delay[curr_queue]\n",
    "            end_time_port[curr_queue] = mytime + switch_lat\n",
    "            # print(\"queue id \", curr_queue, \" is finished\", \"num_queue finished is: \", num_finished, \"out of: \", num_port)\n",
    "            # num_finished += 1\n",
    "        \n",
    "        # round-robin\n",
    "        if (curr_queue == num_port - 1):\n",
    "            curr_queue = 0\n",
    "        else:\n",
    "            curr_queue += 1\n",
    "        \n",
    "        # one clock delay for checking the next queue\n",
    "        mytime += PERIOD_CLK \n",
    "    \n",
    "    end_time_global = mytime + switch_lat\n",
    "    return end_time_global, end_time_port\n",
    "\n",
    "def comp_delay(time_stamp, payload_length, num_port, op_type, inp_packet_delay, fpga_mode):\n",
    "    # time is considered as ns\n",
    "    # time_stamp is a list\n",
    "    # payload_length is a list and is in Bytes\n",
    "    # inp_packet_delay is a list\n",
    "    \n",
    "    if num_port < NUM_PORTS_MAX:\n",
    "        num_port_leaf = num_port \n",
    "        num_leaf_switch = 1\n",
    "    else:\n",
    "        num_port_leaf = NUM_PORTS_MAX\n",
    "        num_leaf_switch = int(num_port/NUM_PORTS_MAX)\n",
    "    end_time_global_wrapper = [0 for k in range(num_leaf_switch)]\n",
    "    end_time_port_wrapper = [0 for k in range(num_port)]\n",
    "#     print('Hey: num_leaf_switch', num_leaf_switch)\n",
    "    \n",
    "    for i in range(num_leaf_switch):\n",
    "        end_time_global_wrapper[i], end_time_port_wrapper[i*num_port_leaf: (i+1)*num_port_leaf] = comp_delay_wrapper(\n",
    "                           time_stamp[i*num_port_leaf: (i+1)*num_port_leaf], \n",
    "                           payload_length[i*num_port_leaf: (i+1)*num_port_leaf], \n",
    "                           num_port_leaf,\n",
    "                           op_type,\n",
    "                           inp_packet_delay[i*num_port_leaf: (i+1)*num_port_leaf],\n",
    "                           fpga_mode)\n",
    "    end_time_global = max(end_time_global_wrapper)\n",
    "    \n",
    "    return end_time_global, end_time_port_wrapper\n",
    "               \n",
    "def analysis(results):\n",
    "    # print(results)\n",
    "    print('max: ', max(results))\n",
    "    print('min: ', min(results))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "7d3c77b2",
   "metadata": {},
   "outputs": [],
   "source": [
    "# fpga results\n",
    "######## UNCOMMENT OS IF YOU WANT TO DO OUTPUT STATIONARY ############\n",
    "from constant import *\n",
    "def instruction_count(instr, vlen):\n",
    "    if instr == 'vse32_v':\n",
    "        return vlen + 6\n",
    "    elif instr == 'vle32_v':\n",
    "        return vlen + 6\n",
    "    elif instr == 'vmacc_xv': # dense\n",
    "        return vlen + PE_latency\n",
    "    elif instr == 'vmacc_vx': # dense\n",
    "        return vlen + PE_latency\n",
    "    elif instr == 'spvmacc_xv': # sparse\n",
    "        #     return vlen + PE_latency # lets factor out vlen and lump it with all off-diag nnz and instead only measure the overhead\n",
    "        return 1 + PE_LATENCY # 1 is b/c of packet_length at the begining of packet\n",
    "    elif instr == 'spvmacc_vx': # spearse\n",
    "#         return vlen + PE_LATENCY # lets factor out vlen and lump it with all off-diag nnz and instead only measure the overhead\n",
    "        return 1 + PE_LATENCY # 1 is b/c of packet_length at the begining of packet   \n",
    "    elif instr == 'vstreamout_v':\n",
    "        return vlen * NUM_COL\n",
    "    elif instr == 'vsetivli':\n",
    "        return 1\n",
    "    elif instr == 'wfi':\n",
    "        return 1\n",
    "    elif (instr == 'addi' or instr == 'lui' or instr == 'add' or instr == 'bne'): # scalar\n",
    "        return 1\n",
    "    else:\n",
    "        print('unsupported instruction')\n",
    "\n",
    "def gcn_FPGA_time_cgra(instruction, packet_length, SIMD_under_utilization):\n",
    "    num_rank = len(packet_length)\n",
    "    cgra_time = [0 for i in range(num_rank)]\n",
    "    for i in range(num_rank):\n",
    "        if packet_length[i] == 0:\n",
    "            cgra_time[i] = 0 # we should bypass cgra\n",
    "        else:\n",
    "            time_instr = 0 # init to zero\n",
    "            for key in instruction:\n",
    "                instr_vlen = instruction[key][0]\n",
    "                instr_cnt = instruction[key][1] # instruction count\n",
    "                instr_name = key.split('-')[0]\n",
    "                time_instr += (instruction_count(instr_name, instr_vlen))*instr_cnt\n",
    "            cgra_time[i] = (int(packet_length[i]/(SIMD_DEGREE*SIMD_under_utilization)) + time_instr) *PERIOD_CLK #*1e-9 # in ns\n",
    "    return cgra_time\n",
    "\n",
    "def gcn_FPGA_time_cgra_simulator(d, total_rank): # more accurate (from simulator)\n",
    "    overhead_loading_time = 440 # ns\n",
    "    num_rep_column_PPI = 4 # b/c it has 121 columns and we only have 31 columns in LA\n",
    "    \n",
    "    ########. UNCOMMENT THIS IF YOU WANT TO DO OUTPUT STATIONARY ############\n",
    "    \n",
    "    ### xV (OS, output satationary)\n",
    "#     if d == 'Cora':\n",
    "#         # rank: time\n",
    "#         F_time = {2:68164.02, 4:35875.8, 8:18882, 16:12322, 24:12056}\n",
    "#     elif d == 'Citeseer':\n",
    "#         F_time = {2:83889.18, 4:44152.2, 8:23238, 16:15188, 24:14884}\n",
    "#     elif d == 'Pubmed':\n",
    "# #         F_time = {2: 824076.36, 4: 433724.4, 8: 228276, 16: 148902, 24: 145620} # old results\n",
    "#         F_time = {2: 1647854, 4: 867292, 8: 432872, 16: 259104, 24: 172220, 48: 85336}\n",
    "# #     elif d == 'Reddit':\n",
    "# #         F_time = {2: 217337003.2, 4: 114387896.4, 8: 60204156, 16: 30359191, 24:20582278}\n",
    "#     elif d == 'PPI':\n",
    "#         F_time = {2: 59700*num_rep_column_PPI, 4: 30020*num_rep_column_PPI, 8: 15180*num_rep_column_PPI, 16: 7672*num_rep_column_PPI, 24: 7624*num_rep_column_PPI}\n",
    "#     elif d == 'ogbnproducts':\n",
    "#         F_time = {2: 358944716, 4: 179032828, 8: 89076884, 16: 44098912, 24: 22056632}\n",
    "        \n",
    "    #### Vx: (WS, weight stationary)\n",
    "    if d=='Cora':\n",
    "        F_time={2:54767, 4:52014, 8:50440, 16:48913, 24:47432}\n",
    "    elif d=='Citeseer':\n",
    "        F_time ={2:69166, 4:63767, 8:62785, 16:61803, 24:57345}\n",
    "    elif d=='Pubmed':\n",
    "        F_time={2:510881, 4:507653, 8:430009, 16:391188, 24:373270}\n",
    "    elif d=='PPI':\n",
    "        F_time = {2:37212*num_rep_column_PPI, 4:31276*num_rep_column_PPI, 8:28308*num_rep_column_PPI, 16:26824*num_rep_column_PPI, 24:26188*num_rep_column_PPI}\n",
    "    elif d=='ogbnproducts':\n",
    "        F_time = {2: 664450533, 4: 369435093, 8: 221927373, 16: 148173513, 24: 74419653}\n",
    "        \n",
    "    cgra_time = [F_time[total_rank] for i in range(total_rank)]\n",
    "    return cgra_time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "e15370ba",
   "metadata": {},
   "outputs": [],
   "source": [
    "# main func for getting results\n",
    "def get_results(d,total_rank, num_iter, TM, TK, vmacc_unroll_factor, vmacc_vlen, SIMD_under_utilization, fpga_comm, fpga_mode):\n",
    "    instruction = {'addi-0':[0, 5],\n",
    "                   'lui-0':[0, 1],\n",
    "                   'wfi-0':[0, 1],\n",
    "                   # outer loop\n",
    "                   'vsetivli-0':[0, 2*TM],\n",
    "                   'vle32_v-0':[vmacc_unroll_factor, TM],\n",
    "                   'addi-1':[0, 2*TM],\n",
    "                   'bne-0':[0, TM],\n",
    "                   'vstreamout_v-0':[vmacc_unroll_factor, TM],\n",
    "                   # inner loop\n",
    "                   'vsetivli-1':[0, 2*TM*TK],\n",
    "                   'vle32_v-1':[vmacc_vlen, TM*TK],\n",
    "                   'add-0':[0, TM*TK],\n",
    "                   'addi-2':[0, TM*TK],\n",
    "                   'bne-1':[0, TM*TK],\n",
    "                   'spvmacc_xv-0':[vmacc_vlen, TM*TK*vmacc_unroll_factor]}\n",
    "    \n",
    "    # This is the raw data, storing all of the ranks\n",
    "    my_dict_cpu_unroll = {d + '_L1_XW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L1_AXW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L2_XW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L2_AXW': [[] for i in range(3 * num_iter)]}\n",
    "    \n",
    "    # This is the actual cpu result (max of all ranks)\n",
    "    my_dict_cpu = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "   \n",
    "\n",
    "    my_dict_fpga = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "\n",
    "    DIRECTORY = './GCN_results/new_results/' + str(total_rank) + '/'\n",
    "    \n",
    "    cpu_breakdown_comp = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "    \n",
    "    cpu_breakdown_comm = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "    \n",
    "    for filenm in os.listdir(DIRECTORY):\n",
    "        split = filenm.split('_')\n",
    "        dataset = split[1]\n",
    "        if dataset != d:\n",
    "            continue\n",
    "        layer = split[2]\n",
    "        iteration = int(split[3])\n",
    "        tot_rank = int(split[4].split('.')[0])\n",
    "        if (tot_rank != total_rank):\n",
    "            continue\n",
    "        file_name = os.path.join(DIRECTORY, filenm)\n",
    "#         print(DIRECTORY, d, tot_rank, total_rank)\n",
    "        \n",
    "        if iteration != 1:\n",
    "            with open(file_name) as f:\n",
    "                f.readline()\n",
    "                f.readline()\n",
    "                lines = f.readlines()\n",
    "                for i in range(tot_rank): #xW\n",
    "                    split_lines = lines[i].split(\" \")\n",
    "                    rank = int(split_lines[0])\n",
    "                    tot_time = float(split_lines[2])\n",
    "#                     comm_time = float(split_lines[3])\n",
    "                    comp_time = float(split_lines[4].strip())\n",
    "                    key = dataset +  '_'  + layer + '_' + 'XW'\n",
    "                    my_dict_cpu_unroll[key][(iteration - 2)].append(tot_time) # -2 b/c first valid iter is offset by 2\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter].append(0.0)\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter*2].append(comp_time)\n",
    "                    \n",
    "                for i in range(tot_rank): #A(xW)\n",
    "                    j = i + tot_rank\n",
    "                    split_lines = lines[j].split(\" \")\n",
    "                    rank = int(split_lines[0])\n",
    "                    tot_time = float(split_lines[2])\n",
    "                    comm_time = float(split_lines[3])\n",
    "                    comp_time = float(split_lines[4].strip())\n",
    "                    key = dataset + '_' + layer + '_' + 'AXW' \n",
    "                    my_dict_cpu_unroll[key][(iteration-2)].append(tot_time) # -2 b/c the first valid iteration is 2\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter].append(comm_time)\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter*2].append(comp_time)\n",
    "        \n",
    "        \n",
    "    for key in my_dict_cpu_unroll: # take the maximum among the ranks\n",
    "        result_list = my_dict_cpu_unroll[key]\n",
    "        max_idx = [0 for i in range(num_iter)]\n",
    "        for j in range(3 * num_iter):\n",
    "            if j < num_iter:\n",
    "                max_idx[j] = (np.argmax(result_list[j]))\n",
    "            elif j >= num_iter and j < 2 * num_iter:\n",
    "                cpu_breakdown_comm[key][j% num_iter] = result_list[j][max_idx[j%num_iter]] * 1000.0\n",
    "            elif j >= 2 * num_iter and j < 3 * num_iter:\n",
    "                cpu_breakdown_comp[key][j% num_iter] = result_list[j][max_idx[j%num_iter]] * 1000.0\n",
    "\n",
    "    fpga_breakdown_comp = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "    fpga_breakdown_comm = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "    # Lets calculate my_dict_cpu and my_dict_fpga\n",
    "    dict_packet_length, ratio_diag = get_packetLength_per_rank(total_rank) # This is the number of elements\n",
    "#     print(DIRECTORY, d, tot_rank, total_rank)\n",
    "    for key in my_dict_cpu_unroll:\n",
    "        result_list = my_dict_cpu_unroll[key]\n",
    "        time_stamp = [[0 for h in range(total_rank)] for g in range(num_iter)]\n",
    "        for j in range(3*num_iter):\n",
    "#             if key[-3:] == 'AXW': # otherwise if its XW we will not accelerate it\n",
    "            if key[-3:] == 'AXW': # otherwise if its XW we will not accelerate it\n",
    "                if j < num_iter: # tot time calculate max(tot_time)\n",
    "                    max_result = max(result_list[j])\n",
    "                    my_dict_cpu[key][j%num_iter] = max_result * 1000.0 # in ms\n",
    "                elif j >= num_iter and j < 2*num_iter: # comm (we get the timestamp from here)\n",
    "                    max_result = max(result_list[j])\n",
    "                    time_stamp[j%num_iter] = max_result - np.array(result_list[j]) # save time_stamp for later\n",
    "                elif j >= 2*num_iter and j < 3*num_iter: # comp\n",
    "                    this_ratio_diag = np.array(ratio_diag[key])\n",
    "                    this_packet_length = np.array(dict_packet_length[key])\n",
    "                    this_result_list = np.array(result_list[j])\n",
    "                    result_comp_eff = this_result_list * this_ratio_diag # only diagonal\n",
    "                    max_result = max(result_comp_eff * 1000.0) # in ms \n",
    "                    min_result = min(result_comp_eff * 1000.0) # in ms\n",
    "                    packet_length = this_packet_length * (1.0 - this_ratio_diag) # only off-diagonal # This is the number of elements\n",
    "    #                 time_stamp = np.array(result_list[j]) - min_result\n",
    "#                     gcn_fpga_time = gcn_FPGA_time_cgra(instruction, packet_length, SIMD_under_utilization)# depends on the rank b/c different ranks have different packet length\n",
    "                    gcn_fpga_time = gcn_FPGA_time_cgra_simulator(d, total_rank)# depends on the rank b/c different ranks have different packet length\n",
    "                    \n",
    "                    # gcn_fpga_time is a list but switch_time_global is a single time\n",
    "                    switch_time_global, switch_time_port = comp_delay(time_stamp[j%num_iter], packet_length, total_rank, 'gcn', gcn_fpga_time, fpga_mode)\n",
    "#                     print(\"my FPGA\", d, total_rank, switch_time_port)\n",
    "                    tot_fpga_time = max((result_comp_eff * 1000.0) + (np.array(switch_time_port) * 1e-6)) # in ms\n",
    "                    # breakdown\n",
    "                    max_idx = np.argmax((result_comp_eff * 1000.0) + (np.array(switch_time_port) * 1e-6))\n",
    "                    fpga_breakdown_comp[key][j % num_iter] = result_comp_eff[max_idx] * 1000.0 # in ms\n",
    "                    fpga_breakdown_comm[key][j % num_iter] = np.array(switch_time_port)[max_idx] * 1e-6 # in ms\n",
    "                    \n",
    "                    # 1000 and 1e-6 are for converting sec to ms and ns to ms respectively\n",
    "                    my_dict_fpga[key][j%num_iter] = tot_fpga_time # ms\n",
    "    #                 if verbose == True:\n",
    "    #                     print('max comp fpga: ', max_result)\n",
    "    #                     print('min comp fpga: ', min_result)\n",
    "            else: # XW\n",
    "                if j < num_iter: # tot time calculate max(tot_time)\n",
    "                    max_result = max(result_list[j])\n",
    "                    my_dict_cpu[key][j%num_iter] = max_result * 1000.0 # in ms\n",
    "                \n",
    "    print('--------- final result -----------')\n",
    "    print('cpu results: ', my_dict_cpu)\n",
    "    print('cpu-comp: ', cpu_breakdown_comp)\n",
    "    print('cpu-comm: ', cpu_breakdown_comm)\n",
    "    print('fpga results: ', my_dict_fpga)\n",
    "    print('fpga-comp: ', fpga_breakdown_comp)\n",
    "    print('fpga-comm: ', fpga_breakdown_comm)\n",
    "    print('----------------------------------')\n",
    "    return my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "22057eec",
   "metadata": {},
   "outputs": [],
   "source": [
    "total_ranks = [2, 4, 8, 16, 24]\n",
    "# total_ranks = [2]\n",
    "# total_ranks_Reddit = [2, 4, 8, 16, 24]\n",
    "TM = {'Cora': [1], 'Citeseer': [1], 'Pubmed' : [3,3,1,1,1], 'PPI' : [3,3,1,1,1], 'Reddit': [40,19,10,5,3], 'ogbnproducts': [3,3,1,1,1]} \n",
    "TK = {'Cora': 2, 'Citeseer': 3, 'Pubmed' : 10, 'PPI':10, 'Reddit': 155, 'ogbnproducts': 10}\n",
    "vmacc_unroll_factor = {'Cora': [14,7,4,2,1], 'Citeseer': [17,9,5,2,1], 'Pubmed' : [32,16,25,13,7], 'PPI' : [32,16,25,13,7], 'Reddit': [32,32,32,32,32], 'ogbnproducts': [32,16,25,13,7]}\n",
    "vmacc_vlen = {'Cora': 1354, 'Citeseer': 1109, 'Pubmed' : 2048, 'PPI' : 2048, 'Reddit': 1503, 'ogbnproducts': 2048} \n",
    "SIMD_under_utilization = {'Cora': [1,1,14/16,15/16,13/16], 'Citeseer': [1,15/16, 14/16, 1,1], 'Pubmed' : [1,1,1,1,15/16], 'PPI' : [1,1,1,1,15/16], 'Reddit': [1,1,15/16,15/16,13/16], 'ogbnproducts': [1,1,1,1,1]}\n",
    "num_iter = 5\n",
    "# CHANGE THIS IF YOU WANNA HAVE ANOTHER ACCELRATION MODE (OPTIONS ARE FaaS and FatS)\n",
    "this_fpga_mode = 'FaaS'\n",
    "\n",
    "# This is the result for socket programming using sfml\n",
    "# fpga_comm = {'Cora': [0.001036, 0.001, 0.001075, 0.000934, 0.000754],\n",
    "#              'Citeseer': [0.001159, 0.001194, 0.001003, 0.000986, 0.000833],\n",
    "#              'Pubmed': [0.00456, 0.002228, 0.001422, 0.00116, 0.000784],\n",
    "#              'Reddit': [0.005332, 0.02666, 0.02211, 0.006873, 0.004554, 0.004554, 0.004554]}\n",
    "\n",
    "# This is the result for MPI based on exact message size\n",
    "fpga_comm = {'Cora': [0.000025, 0.000004, 0.000004, 0.000003, 0.000004],\n",
    "             'Citeseer': [0.000003, 0.000004, 0.000009, 0.000004, 0.000003],\n",
    "             'Pubmed': [0.000005, 0.000004, 0.000004, 0.000002, 0.000003],\n",
    "#              'Reddit': [0.000090, 0.000090, 0.000090, 0.000090, 0.000090],\n",
    "             'PPI': [0.000025, 0.000004, 0.000004, 0.000003, 0.000004],\n",
    "            'ogbnproducts': [0.000005, 0.000004, 0.000004, 0.000002, 0.000003]}\n",
    "\n",
    "num_packetization = {2: 3498, 4: 1749, 8: 875, 16:438, 24:292} # for reddit\n",
    "map_rank = {2:0, 4:1, 8:2, 16:3, 24:4}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "1a292ba2",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cora >> Rank 2 Num Iter 5 TM 1 VUF 14 VmV 1354 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.611901, 0.646448, 0.6138870000000001, 0.6471950000000001, 0.619637], 'Cora_L1_AXW': [0.260866, 0.266822, 0.255243, 0.270887, 0.259055], 'Cora_L2_XW': [0.211292, 0.210344, 0.213363, 0.210573, 0.224713], 'Cora_L2_AXW': [0.145192, 0.158437, 0.143221, 0.13524000000000003, 0.14234100000000002]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.5031770000000001, 0.532695, 0.503462, 0.536069, 0.5104190000000001], 'Cora_L1_AXW': [0.171233, 0.177446, 0.16775199999999998, 0.17719400000000002, 0.17022500000000002], 'Cora_L2_XW': [0.165964, 0.16622800000000001, 0.16943, 0.167631, 0.178841], 'Cora_L2_AXW': [0.074023, 0.074132, 0.073976, 0.06981499999999999, 0.073975]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L1_AXW': [0.089633, 0.08937600000000001, 0.08749100000000001, 0.093693, 0.08883], 'Cora_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L2_AXW': [0.071169, 0.084305, 0.069245, 0.06542500000000001, 0.068366]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.19711524362648966, 0.20227384251018252, 0.1942250001508523, 0.20206460914165034, 0.19627831015236083], 'Cora_L2_AXW': [0.14483539572192514, 0.1450144896867838, 0.15509441176470587, 0.1469959396485867, 0.14702376699770817]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.14217324362648967, 0.14733184251018253, 0.13928300015085232, 0.14712260914165035, 0.14133631015236084], 'Cora_L2_AXW': [0.03512239572192514, 0.03530148968678381, 0.045381411764705885, 0.037282939648586706, 0.03731076699770817]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.054942, 0.054942, 0.054942, 0.054942, 0.054942], 'Cora_L2_AXW': [0.10971299999999999, 0.10971299999999999, 0.10971299999999999, 0.10971299999999999, 0.10971299999999999]}\n",
      "----------------------------------\n",
      "Cora >> Rank 4 Num Iter 5 TM 1 VUF 7 VmV 1354 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.520864, 0.508393, 0.510671, 0.51926, 0.457567], 'Cora_L1_AXW': [0.180474, 0.17133099999999998, 0.172758, 0.170674, 0.180789], 'Cora_L2_XW': [0.146828, 0.139903, 0.14653, 0.140014, 0.15604], 'Cora_L2_AXW': [0.203746, 0.198526, 0.214881, 0.206115, 0.201582]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.264298, 0.252299, 0.25659400000000004, 0.251876, 0.259871], 'Cora_L1_AXW': [0.074866, 0.066257, 0.069596, 0.069959, 0.075244], 'Cora_L2_XW': [0.08831499999999999, 0.08846100000000001, 0.093341, 0.088222, 0.104071], 'Cora_L2_AXW': [0.037176, 0.037202, 0.036085, 0.037266, 0.030209000000000003]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L1_AXW': [0.105608, 0.105074, 0.103162, 0.100715, 0.105545], 'Cora_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L2_AXW': [0.16657, 0.161324, 0.178796, 0.168849, 0.171373]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.23730735774465325, 0.2372985074530136, 0.24450780751782242, 0.2372122171095269, 0.23721959235255993], 'Cora_L2_AXW': [0.22828596046662344, 0.22463152754374593, 0.22815099351911858, 0.22467282890473103, 0.22452163642255346]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.029064357744653272, 0.029055507453013614, 0.03626480751782242, 0.028969217109526896, 0.028976592352559952], 'Cora_L2_AXW': [0.02004296046662346, 0.01638852754374595, 0.019907993519118605, 0.016429828904731048, 0.01627863642255347]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.20824299999999998, 0.20824299999999998, 0.20824299999999998, 0.20824299999999998, 0.20824299999999998], 'Cora_L2_AXW': [0.20824299999999998, 0.20824299999999998, 0.20824299999999998, 0.20824299999999998, 0.20824299999999998]}\n",
      "----------------------------------\n",
      "Cora >> Rank 8 Num Iter 5 TM 1 VUF 4 VmV 1354 SIMD 0.875\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.412767, 0.352018, 0.387376, 0.414802, 0.411792], 'Cora_L1_AXW': [0.40657, 0.404257, 0.40190499999999996, 0.414825, 0.413475], 'Cora_L2_XW': [0.106129, 0.109289, 0.116248, 0.110975, 0.117487], 'Cora_L2_AXW': [0.156199, 0.190543, 0.167667, 0.173614, 0.170491]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.127902, 0.132082, 0.12117699999999999, 0.125539, 0.127827], 'Cora_L1_AXW': [0.04337, 0.039925999999999996, 0.041743999999999996, 0.039938999999999995, 0.039767000000000004], 'Cora_L2_XW': [0.043912, 0.050215, 0.054126, 0.045559, 0.045732999999999996], 'Cora_L2_AXW': [0.020865, 0.01804, 0.017942, 0.017895, 0.018289]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L1_AXW': [0.36319999999999997, 0.364331, 0.360161, 0.374886, 0.373708], 'Cora_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L2_AXW': [0.135334, 0.17250300000000002, 0.149725, 0.155719, 0.152202]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.41955308, 0.4191446, 0.41961566285714286, 0.41946681714285716, 0.42834597142857145], 'Cora_L2_AXW': [0.41283726285714284, 0.41262752571428574, 0.4150547257142857, 0.4166348640429338, 0.41259285142857144]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.01583008, 0.015421600000000002, 0.01589266285714286, 0.015743817142857143, 0.024622971428571432], 'Cora_L2_AXW': [0.009114262857142858, 0.008904525714285714, 0.011331725714285715, 0.01291586404293381, 0.00886985142857143]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.403723, 0.403723, 0.403723, 0.403723, 0.403723], 'Cora_L2_AXW': [0.403723, 0.403723, 0.403723, 0.403719, 0.403723]}\n",
      "----------------------------------\n",
      "Cora >> Rank 16 Num Iter 5 TM 1 VUF 2 VmV 1354 SIMD 0.9375\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.41755600000000004, 0.33442299999999997, 0.337725, 0.311448, 0.389752], 'Cora_L1_AXW': [0.382462, 0.435552, 0.380251, 0.41698199999999996, 0.42397399999999996], 'Cora_L2_XW': [0.099045, 0.11191899999999999, 0.09096900000000001, 0.092977, 0.101694], 'Cora_L2_AXW': [0.14285099999999998, 0.16878100000000001, 0.133736, 0.155749, 0.140395]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.060904, 0.065239, 0.076832, 0.067638, 0.068527], 'Cora_L1_AXW': [0.020285, 0.021929, 0.014749, 0.022292, 0.022203999999999998], 'Cora_L2_XW': [0.031451, 0.022579, 0.023824, 0.023308000000000002, 0.023847999999999998], 'Cora_L2_AXW': [0.010283, 0.010264, 0.010049, 0.010169000000000001, 0.011973000000000001]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L1_AXW': [0.36217699999999997, 0.413623, 0.36550200000000005, 0.39469, 0.40177], 'Cora_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L2_AXW': [0.13256800000000002, 0.158517, 0.123687, 0.14558, 0.128422]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.40115106128133704, 0.4035583370473538, 0.4013066267409471, 0.4021861699164345, 0.40131759610027856], 'Cora_L2_AXW': [0.39816196470588233, 0.39822656078431373, 0.3981252117647059, 0.3983429450980392, 0.3974224763231198]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.009644061281337046, 0.012051337047353762, 0.009799626740947075, 0.01067916991643454, 0.00981059610027855], 'Cora_L2_AXW': [0.006658964705882352, 0.006723560784313726, 0.006622211764705883, 0.0068399450980392166, 0.005915476323119778]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.391507, 0.391507, 0.391507, 0.391507, 0.391507], 'Cora_L2_AXW': [0.391503, 0.391503, 0.391503, 0.391503, 0.391507]}\n",
      "----------------------------------\n",
      "Cora >> Rank 24 Num Iter 5 TM 1 VUF 1 VmV 1354 SIMD 0.8125\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.338904, 0.347144, 0.352773, 0.351071, 0.32367], 'Cora_L1_AXW': [0.276721, 0.29175799999999996, 0.301908, 0.296021, 0.27520700000000003], 'Cora_L2_XW': [0.112536, 0.106743, 0.092823, 0.114882, 0.100993], 'Cora_L2_AXW': [0.209046, 0.198277, 0.241588, 0.242537, 0.198408]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.043301, 0.039765999999999996, 0.04638, 0.039868, 0.046424999999999994], 'Cora_L1_AXW': [0.007703000000000001, 0.008721, 0.010384, 0.010428000000000002, 0.005097], 'Cora_L2_XW': [0.024949000000000002, 0.024377, 0.024857, 0.028982, 0.015201000000000001], 'Cora_L2_AXW': [0.020494000000000002, 0.008945, 0.009405, 0.00882, 0.0046029999999999995]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L1_AXW': [0.269018, 0.283037, 0.291524, 0.285593, 0.27011], 'Cora_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Cora_L2_AXW': [0.188552, 0.189332, 0.232183, 0.233717, 0.193805]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.3859498841201716, 0.386467652360515, 0.3859837381974249, 0.38659908583690983, 0.3864507253218884], 'Cora_L2_AXW': [0.383223635193133, 0.38316588412017166, 0.3834626051502146, 0.3833869313304721, 0.38360299999999997]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.006290884120171674, 0.006808652360515021, 0.006324738197424893, 0.006940085836909872, 0.006791725321888413], 'Cora_L2_AXW': [0.0035646351931330473, 0.003506884120171674, 0.0038036051502145923, 0.003727931330472103, 0.003944]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.37965899999999997, 0.37965899999999997, 0.37965899999999997, 0.37965899999999997, 0.37965899999999997], 'Cora_L2_AXW': [0.37965899999999997, 0.37965899999999997, 0.37965899999999997, 0.37965899999999997, 0.37965899999999997]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 2 Num Iter 5 TM 1 VUF 17 VmV 1109 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [1.3245799999999999, 1.3240100000000001, 1.2611, 1.3681800000000002, 1.26612], 'Citeseer_L1_AXW': [0.31103400000000003, 0.284442, 0.266856, 0.271939, 0.289527], 'Citeseer_L2_XW': [0.19669899999999998, 0.18528, 0.18578799999999998, 0.185873, 0.19678600000000002], 'Citeseer_L2_AXW': [0.140732, 0.133994, 0.14252599999999999, 0.13478900000000002, 0.096554]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [1.09928, 1.1004800000000001, 1.0409300000000001, 1.1413499999999999, 1.0410300000000001], 'Citeseer_L1_AXW': [0.204129, 0.185771, 0.173434, 0.1827, 0.201277], 'Citeseer_L2_XW': [0.15032500000000001, 0.141842, 0.14177800000000002, 0.141683, 0.150151], 'Citeseer_L2_AXW': [0.069588, 0.06538000000000001, 0.068921, 0.06519799999999999, 0.069832]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L1_AXW': [0.106905, 0.09867100000000001, 0.093422, 0.089239, 0.08825000000000001], 'Citeseer_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L2_AXW': [0.071144, 0.06861400000000001, 0.073605, 0.069591, 0.026722]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.33511035806962025, 0.3174291640822785, 0.30554699335443036, 0.3144713829113924, 0.3323635030063291], 'Citeseer_L2_AXW': [0.2055294930379747, 0.17231436451169188, 0.17344899587345253, 0.17346003851444292, 0.17349316643741403]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.19660335806962026, 0.17892216408227848, 0.16703999335443037, 0.1759643829113924, 0.19385650300632912], 'Citeseer_L2_AXW': [0.06702249303797468, 0.033803364511691886, 0.034937995873452546, 0.034949038514442914, 0.03498216643741403]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.138507, 0.138507, 0.138507, 0.138507, 0.138507], 'Citeseer_L2_AXW': [0.138507, 0.138511, 0.138511, 0.138511, 0.138511]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 4 Num Iter 5 TM 1 VUF 9 VmV 1109 SIMD 0.9375\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [0.798241, 0.734727, 0.740718, 0.749138, 0.7569849999999999], 'Citeseer_L1_AXW': [0.19005899999999998, 0.197627, 0.188491, 0.192923, 0.18478799999999998], 'Citeseer_L2_XW': [0.12533999999999998, 0.126396, 0.128922, 0.125769, 0.12689], 'Citeseer_L2_AXW': [0.197356, 0.206901, 0.199522, 0.20600300000000002, 0.203834]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.590572, 0.562036, 0.5561649999999999, 0.557518, 0.5627829999999999], 'Citeseer_L1_AXW': [0.08045000000000001, 0.077444, 0.077454, 0.07326200000000001, 0.07733699999999999], 'Citeseer_L2_XW': [0.075351, 0.077291, 0.07563099999999999, 0.077333, 0.076228], 'Citeseer_L2_AXW': [0.033654, 0.033473, 0.032402, 0.032755, 0.03361]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L1_AXW': [0.109609, 0.120183, 0.111037, 0.119661, 0.107451], 'Citeseer_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L2_AXW': [0.163702, 0.173428, 0.16712000000000002, 0.173248, 0.170224]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.28653556864337937, 0.2852336271324127, 0.28611191307879774, 0.28500381397238017, 0.29708499187652315], 'Citeseer_L2_AXW': [0.2710351705930138, 0.2709952030869212, 0.2753776401299756, 0.2707963647441105, 0.2708383306255077]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.03128056864337937, 0.029978627132412675, 0.03085691307879773, 0.029748813972380182, 0.04182999187652315], 'Citeseer_L2_AXW': [0.01578017059301381, 0.015740203086921204, 0.02012264012997563, 0.01554136474411048, 0.015583330625507718]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.255255, 0.255255, 0.255255, 0.255255, 0.255255], 'Citeseer_L2_AXW': [0.255255, 0.255255, 0.255255, 0.255255, 0.255255]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 8 Num Iter 5 TM 1 VUF 5 VmV 1109 SIMD 0.875\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [0.9442619999999999, 1.02204, 1.03525, 0.956176, 1.0227000000000002], 'Citeseer_L1_AXW': [0.274285, 0.252294, 0.275026, 0.28142500000000004, 0.255741], 'Citeseer_L2_XW': [0.10081899999999999, 0.107463, 0.099532, 0.100463, 0.100264], 'Citeseer_L2_AXW': [0.238779, 0.22593600000000003, 0.237622, 0.227157, 0.184001]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.274534, 0.26427900000000004, 0.272986, 0.27442500000000003, 0.274511], 'Citeseer_L1_AXW': [0.041195, 0.045899, 0.029344, 0.029745, 0.04582], 'Citeseer_L2_XW': [0.038552, 0.039465, 0.03978, 0.038942, 0.039793999999999996], 'Citeseer_L2_AXW': [0.015131, 0.014752000000000001, 0.022317, 0.015098, 0.014674999999999999]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L1_AXW': [0.23309000000000002, 0.206395, 0.24568199999999998, 0.25168, 0.20992100000000002], 'Citeseer_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L2_AXW': [0.223648, 0.211184, 0.215305, 0.212059, 0.169326]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.5190801003236246, 0.5193546553398058, 0.5333292228047182, 0.5315291284403669, 0.519053144012945], 'Citeseer_L2_AXW': [0.5108184902912621, 0.5109362993527509, 0.5109353009708738, 0.5109772330097088, 0.5171642319790302]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.016597100323624596, 0.016871655339805825, 0.030850222804718216, 0.02905012844036697, 0.016570144012944984], 'Citeseer_L2_AXW': [0.008335490291262135, 0.008453299352750809, 0.008452300970873785, 0.008494233009708738, 0.014685231979030143]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.502483, 0.502483, 0.502479, 0.502479, 0.502483], 'Citeseer_L2_AXW': [0.502483, 0.502483, 0.502483, 0.502483, 0.502479]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 16 Num Iter 5 TM 1 VUF 2 VmV 1109 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [0.865957, 0.868974, 0.905543, 0.9000250000000001, 0.855258], 'Citeseer_L1_AXW': [0.229776, 0.224881, 0.231065, 0.253594, 0.238327], 'Citeseer_L2_XW': [0.09477200000000001, 0.089753, 0.088325, 0.096719, 0.093113], 'Citeseer_L2_AXW': [0.15476600000000001, 0.166161, 0.14066099999999998, 0.163112, 0.232032]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.142409, 0.147792, 0.133464, 0.148086, 0.14269900000000002], 'Citeseer_L1_AXW': [0.013517, 0.013454, 0.028050000000000002, 0.013441999999999999, 0.023294000000000002], 'Citeseer_L2_XW': [0.020946, 0.019996999999999997, 0.024726, 0.019774, 0.02003], 'Citeseer_L2_AXW': [0.010821, 0.011138, 0.007198, 0.011430000000000001, 0.008974000000000001]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L1_AXW': [0.216259, 0.211427, 0.203015, 0.24015199999999998, 0.215033], 'Citeseer_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L2_AXW': [0.14394500000000002, 0.15502300000000002, 0.133463, 0.15168199999999998, 0.22305799999999998]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.5091466592977894, 0.5090872808842652, 0.5092045344603381, 0.4988347229129662, 0.5042857580174926], 'Citeseer_L2_AXW': [0.49942696501457723, 0.4999833381924198, 0.501595078023407, 0.4991916530612245, 0.4998786443148688]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.014523659297789338, 0.01446428088426528, 0.014581534460338103, 0.004211722912966252, 0.009658758017492712], 'Citeseer_L2_AXW': [0.00479996501457726, 0.005356338192419825, 0.0069720780234070225, 0.004564653061224489, 0.005251644314868804]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.494623, 0.494623, 0.494623, 0.494623, 0.494627], 'Citeseer_L2_AXW': [0.494627, 0.494627, 0.494623, 0.494627, 0.494627]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 24 Num Iter 5 TM 1 VUF 1 VmV 1109 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [0.643283, 0.670811, 0.6941039999999999, 0.731958, 0.644264], 'Citeseer_L1_AXW': [0.340099, 0.376881, 0.37884300000000004, 0.394648, 0.393574], 'Citeseer_L2_XW': [0.110765, 0.095372, 0.095145, 0.109307, 0.099231], 'Citeseer_L2_AXW': [0.19353499999999998, 0.191007, 0.200344, 0.202418, 0.203684]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.09713, 0.09461, 0.10281900000000001, 0.10317899999999999, 0.10267899999999999], 'Citeseer_L1_AXW': [0.013842, 0.006983, 0.007046, 0.007121, 0.005848], 'Citeseer_L2_XW': [0.013764, 0.022685999999999998, 0.022725, 0.022654999999999998, 0.013316], 'Citeseer_L2_AXW': [0.0068650000000000004, 0.007068, 0.006833, 0.0051730000000000005, 0.0072629999999999995]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L1_AXW': [0.32625699999999996, 0.369898, 0.371797, 0.38752699999999995, 0.387726], 'Citeseer_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Citeseer_L2_AXW': [0.18667, 0.183939, 0.193511, 0.197245, 0.196421]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.465836, 0.46663299999999996, 0.46639899999999995, 0.46652399999999994, 0.4664849999999999], 'Citeseer_L2_AXW': [0.46255399999999997, 0.46256699999999995, 0.46306299999999995, 0.46258299999999997, 0.462589]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.006873, 0.00767, 0.007436, 0.007561, 0.007522], 'Citeseer_L2_AXW': [0.003591, 0.003604, 0.0040999999999999995, 0.00362, 0.003626]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.45896299999999995, 0.45896299999999995, 0.45896299999999995, 0.45896299999999995, 0.45896299999999995], 'Citeseer_L2_AXW': [0.45896299999999995, 0.45896299999999995, 0.45896299999999995, 0.45896299999999995, 0.45896299999999995]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 2 Num Iter 5 TM 3 VUF 32 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [9.884179999999999, 10.1234, 9.87192, 9.87917, 10.158900000000001], 'Pubmed_L1_AXW': [1.77374, 1.88817, 1.8879000000000001, 1.78067, 1.87818], 'Pubmed_L2_XW': [0.659823, 0.66445, 0.660918, 0.702709, 0.6604249999999999], 'Pubmed_L2_AXW': [0.48238600000000004, 0.481824, 0.483924, 0.503829, 0.482034]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [9.82698, 10.0668, 9.815539999999999, 9.821710000000001, 10.1013], 'Pubmed_L1_AXW': [1.55243, 1.65029, 1.65472, 1.56002, 1.64704], 'Pubmed_L2_XW': [0.611241, 0.617723, 0.611695, 0.635831, 0.610975], 'Pubmed_L2_AXW': [0.377709, 0.37430599999999997, 0.378011, 0.395375, 0.37535999999999997]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L1_AXW': [0.221308, 0.237883, 0.23318, 0.22064999999999999, 0.231141], 'Pubmed_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L2_AXW': [0.104677, 0.107518, 0.10591300000000001, 0.10845400000000001, 0.106674]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [2.3342016143870623, 2.416922390952781, 2.4206670572126017, 2.3406174195590816, 1.9032941752994126], 'Pubmed_L2_AXW': [1.3412133314516743, 1.338336785338317, 1.3414686111831564, 1.1203635941313945, 1.3392277285071323]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [1.3122646143870624, 1.3949853909527807, 1.398730057212602, 1.3186804195590818, 1.3922381752994126], 'Pubmed_L2_AXW': [0.31927633145167444, 0.3163997853383172, 0.3195316111831566, 0.09842259413139444, 0.3172907285071325]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [1.0219369999999999, 1.0219369999999999, 1.0219369999999999, 1.0219369999999999, 0.511056], 'Pubmed_L2_AXW': [1.0219369999999999, 1.0219369999999999, 1.0219369999999999, 1.021941, 1.0219369999999999]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 4 Num Iter 5 TM 3 VUF 16 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [5.170369999999999, 5.19023, 5.1493, 5.21061, 5.16211], 'Pubmed_L1_AXW': [1.11139, 1.09832, 1.0958, 1.1451, 1.09333], 'Pubmed_L2_XW': [0.359723, 0.357367, 0.366097, 0.34538599999999997, 0.386553], 'Pubmed_L2_AXW': [0.323719, 0.337628, 0.326385, 0.32283399999999995, 0.322559]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [5.09233, 5.12511, 5.08494, 5.1336699999999995, 5.097980000000001], 'Pubmed_L1_AXW': [0.723394, 0.717705, 0.7179180000000001, 0.7633679999999999, 0.7211179999999999], 'Pubmed_L2_XW': [0.308305, 0.30384599999999995, 0.31306500000000004, 0.29068099999999997, 0.33393399999999995], 'Pubmed_L2_AXW': [0.196831, 0.210278, 0.196241, 0.198493, 0.19878800000000002]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L1_AXW': [0.387994, 0.380617, 0.377881, 0.38173, 0.372207], 'Pubmed_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L2_AXW': [0.126888, 0.12735000000000002, 0.130144, 0.12434100000000001, 0.123771]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [2.1189359421574343, 2.119281974110787, 2.1204851070553934, 2.1193227084548103, 2.1203301485714285], 'Pubmed_L2_AXW': [2.059527631020408, 2.059752299825073, 2.059599860991254, 2.05975104, 2.0596813296793]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.0881369421574344, 0.08848297411078716, 0.08968610705539358, 0.08852370845481049, 0.08953114857142856], 'Pubmed_L2_AXW': [0.028728631020408162, 0.028953299825072887, 0.028800860991253643, 0.028952039999999995, 0.028882329679300288]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [2.030799, 2.030799, 2.030799, 2.030799, 2.030799], 'Pubmed_L2_AXW': [2.030799, 2.030799, 2.030799, 2.030799, 2.030799]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 8 Num Iter 5 TM 1 VUF 25 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [2.83032, 2.75027, 2.80367, 2.80885, 2.7456300000000002], 'Pubmed_L1_AXW': [0.946546, 0.92399, 0.961822, 0.9564419999999999, 0.967081], 'Pubmed_L2_XW': [0.21762600000000001, 0.21746800000000002, 0.21437699999999998, 0.214486, 0.220697], 'Pubmed_L2_AXW': [0.39202600000000004, 0.369245, 0.364595, 0.375103, 0.36149499999999996]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [2.74146, 2.65907, 2.72423, 2.6645499999999998, 2.65868], 'Pubmed_L1_AXW': [0.486827, 0.47497700000000004, 0.48528200000000005, 0.487871, 0.48828299999999997], 'Pubmed_L2_XW': [0.15270999999999998, 0.152344, 0.15175, 0.152114, 0.15709099999999998], 'Pubmed_L2_AXW': [0.101167, 0.101005, 0.10108299999999999, 0.101185, 0.129181]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L1_AXW': [0.459719, 0.449013, 0.47654, 0.46857099999999996, 0.478798], 'Pubmed_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L2_AXW': [0.290859, 0.26824, 0.26351199999999997, 0.273918, 0.23231400000000002]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [3.4939821869158876, 3.4936649242751017, 3.4908667960699735, 3.494558983225497, 3.492565113347711], 'Pubmed_L2_AXW': [3.4576948406422234, 3.457868520968128, 3.5074738564286685, 3.4579005926192186, 3.4596097649173254]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.05370718691588785, 0.05338992427510184, 0.05059179606997364, 0.05428398322549725, 0.052290113347711484], 'Pubmed_L2_AXW': [0.01741984064222382, 0.017593520968128443, 0.06720285642866881, 0.01762559261921879, 0.019334764917325664]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [3.4402749999999997, 3.4402749999999997, 3.4402749999999997, 3.4402749999999997, 3.4402749999999997], 'Pubmed_L2_AXW': [3.4402749999999997, 3.4402749999999997, 3.4402709999999996, 3.4402749999999997, 3.4402749999999997]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 16 Num Iter 5 TM 1 VUF 13 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [1.5018200000000002, 1.55765, 1.53927, 1.96548, 1.53316], 'Pubmed_L1_AXW': [1.64538, 1.55401, 1.5714, 1.55897, 1.5502], 'Pubmed_L2_XW': [0.147204, 0.161284, 0.15371800000000002, 0.169458, 0.158496], 'Pubmed_L2_AXW': [0.326113, 0.327434, 0.323991, 0.335976, 0.336727]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [1.39848, 1.45205, 1.4463499999999998, 1.8232700000000002, 1.3536100000000002], 'Pubmed_L1_AXW': [0.283888, 0.20367000000000002, 0.291949, 0.24046800000000002, 0.289225], 'Pubmed_L2_XW': [0.07697100000000001, 0.076864, 0.078635, 0.076965, 0.09350499999999999], 'Pubmed_L2_AXW': [0.052366, 0.07853500000000001, 0.052528000000000005, 0.07872799999999999, 0.078608]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L1_AXW': [1.3615000000000002, 1.35034, 1.27945, 1.3185, 1.26098], 'Pubmed_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L2_AXW': [0.273747, 0.248899, 0.271463, 0.25724800000000003, 0.258119]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [3.167046605077205, 3.1659281633080343, 3.167119738811829, 3.174119141585972, 3.1659506498298873], 'Pubmed_L2_AXW': [3.15937652243638, 3.1407308597225856, 3.1598978373738893, 3.140294369013347, 3.1598571755759672]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.03733960507720492, 0.03622116330803455, 0.03741273881182937, 0.044412141585972266, 0.03624364982988746], 'Pubmed_L2_AXW': [0.02967352243638006, 0.01102385972258571, 0.030194837373889477, 0.010587369013347293, 0.030154175575967473]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [3.129707, 3.129707, 3.129707, 3.129707, 3.129707], 'Pubmed_L2_AXW': [3.1297029999999997, 3.129707, 3.1297029999999997, 3.129707, 3.1297029999999997]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 24 Num Iter 5 TM 1 VUF 7 VmV 2048 SIMD 0.9375\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [1.04613, 1.07761, 1.10816, 1.1346500000000002, 1.07436], 'Pubmed_L1_AXW': [2.53513, 2.50504, 2.38885, 2.4786, 2.40901], 'Pubmed_L2_XW': [0.151156, 0.134846, 0.150156, 0.16074899999999998, 0.13458900000000001], 'Pubmed_L2_AXW': [0.845189, 0.9711449999999999, 1.02134, 1.01611, 1.03232]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [0.878439, 0.97156, 0.976325, 0.983581, 0.9102370000000001], 'Pubmed_L1_AXW': [0.244014, 0.23864200000000002, 0.14407699999999998, 0.148606, 0.149193], 'Pubmed_L2_XW': [0.051599, 0.053475, 0.051928, 0.051705, 0.051847], 'Pubmed_L2_AXW': [0.06436499999999999, 0.03703, 0.023617000000000003, 0.064873, 0.023906]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L1_AXW': [2.29112, 2.2664, 2.24477, 2.32999, 2.25982], 'Pubmed_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'Pubmed_L2_AXW': [0.780824, 0.934115, 0.9977210000000001, 0.951234, 1.00841]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [3.0021375585991676, 3.0017078262829404, 3.001762376560333, 3.002125290742025, 3.0017358160540915], 'Pubmed_L2_AXW': [2.991006054365733, 2.9911083509060954, 2.9910427429983524, 2.991124752883031, 2.991139428336079]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.01577455859916782, 0.015344826282940361, 0.015399376560332871, 0.015762290742024967, 0.015372816054091538], 'Pubmed_L2_AXW': [0.004643054365733114, 0.004745350906095552, 0.004679742998352553, 0.004761752883031301, 0.004776428336079077]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [2.986363, 2.986363, 2.986363, 2.986363, 2.986363], 'Pubmed_L2_AXW': [2.986363, 2.986363, 2.986363, 2.986363, 2.986363]}\n",
      "----------------------------------\n",
      "PPI >> Rank 2 Num Iter 5 TM 3 VUF 32 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'PPI_L1_XW': [0.094055, 0.097551, 0.103865, 0.099889, 0.113602], 'PPI_L1_AXW': [0.47532599999999997, 0.472437, 0.469555, 0.464761, 0.48067299999999996], 'PPI_L2_XW': [0.37750300000000003, 0.354361, 0.351489, 0.35657700000000003, 0.375497], 'PPI_L2_AXW': [3.1813000000000002, 3.12092, 3.13082, 3.23107, 3.1947099999999997]}\n",
      "cpu-comp:  {'PPI_L1_XW': [0.045911, 0.047438, 0.053438, 0.048581, 0.054974], 'PPI_L1_AXW': [0.38917599999999997, 0.38916100000000003, 0.38878399999999996, 0.388028, 0.400258], 'PPI_L2_XW': [0.326017, 0.30130100000000004, 0.29886700000000005, 0.302088, 0.311459], 'PPI_L2_AXW': [2.99147, 2.93624, 2.93526, 3.01925, 3.0032200000000002]}\n",
      "cpu-comm:  {'PPI_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L1_AXW': [0.08614999999999999, 0.08327599999999999, 0.08077100000000001, 0.076733, 0.080415], 'PPI_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L2_AXW': [0.189824, 0.18468, 0.195566, 0.211821, 0.19149]}\n",
      "fpga results:  {'PPI_L1_AXW': [0.4450790588835943, 0.45520198019060587, 0.4508027710687542, 0.4425332245745405, 0.4532579814840027], 'PPI_L2_AXW': [2.07671611936066, 2.043874274039701, 2.04329152900232, 1.9443791572570248, 2.0837031134312967]}\n",
      "fpga-comp:  {'PPI_L1_AXW': [0.14720805888359428, 0.15733098019060585, 0.15293177106875425, 0.14466222457454048, 0.1553869814840027], 'PPI_L2_AXW': [1.77884111936066, 1.745999274039701, 1.74541652900232, 1.7953601572570248, 1.7858281134312968]}\n",
      "fpga-comm:  {'PPI_L1_AXW': [0.297871, 0.297871, 0.297871, 0.297871, 0.297871], 'PPI_L2_AXW': [0.297875, 0.297875, 0.297875, 0.14901899999999998, 0.297875]}\n",
      "----------------------------------\n",
      "PPI >> Rank 4 Num Iter 5 TM 3 VUF 16 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'PPI_L1_XW': [0.08388100000000001, 0.08137899999999999, 0.086781, 0.081485, 0.089899], 'PPI_L1_AXW': [0.315737, 0.323657, 0.31502199999999997, 0.31867799999999996, 0.309067], 'PPI_L2_XW': [0.22822399999999998, 0.226555, 0.214719, 0.220548, 0.217917], 'PPI_L2_AXW': [2.0017, 2.02981, 2.00532, 1.9934200000000002, 1.9825200000000003]}\n",
      "cpu-comp:  {'PPI_L1_XW': [0.029071999999999997, 0.026666, 0.028555999999999998, 0.027023, 0.016399], 'PPI_L1_AXW': [0.210291, 0.214002, 0.21334899999999998, 0.21316, 0.213924], 'PPI_L2_XW': [0.145303, 0.163301, 0.1535, 0.158855, 0.15597000000000003], 'PPI_L2_AXW': [1.62364, 1.6650600000000002, 1.64353, 1.62816, 1.62191]}\n",
      "cpu-comm:  {'PPI_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L1_AXW': [0.10544600000000001, 0.109655, 0.101673, 0.105518, 0.09514299999999999], 'PPI_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L2_AXW': [0.37806, 0.36475, 0.361789, 0.365257, 0.360611]}\n",
      "fpga results:  {'PPI_L1_AXW': [0.5722849846923462, 0.5653779270635317, 0.5652548728364182, 0.5709695656828414, 0.5690460338169084], 'PPI_L2_AXW': [0.8880907667373523, 0.8605645302433607, 0.8855301093607997, 0.9000571072402304, 0.8841451623750378]}\n",
      "fpga-comp:  {'PPI_L1_AXW': [0.07168198469234617, 0.06477492706353176, 0.0646518728364182, 0.07036656568284141, 0.06844303381690844], 'PPI_L2_AXW': [0.5125997667373524, 0.48507353024336064, 0.5100391093607998, 0.5245661072402303, 0.5086541623750379]}\n",
      "fpga-comm:  {'PPI_L1_AXW': [0.500603, 0.500603, 0.500603, 0.500603, 0.500603], 'PPI_L2_AXW': [0.37549099999999996, 0.37549099999999996, 0.37549099999999996, 0.37549099999999996, 0.37549099999999996]}\n",
      "----------------------------------\n",
      "PPI >> Rank 8 Num Iter 5 TM 1 VUF 25 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'PPI_L1_XW': [0.083785, 0.081775, 0.081184, 0.073161, 0.083855], 'PPI_L1_AXW': [0.33792, 0.330239, 0.346976, 0.372842, 0.306511], 'PPI_L2_XW': [0.15918400000000002, 0.151117, 0.154647, 0.151754, 0.162198], 'PPI_L2_AXW': [1.3532, 1.3182, 1.3576899999999998, 1.37601, 1.35429]}\n",
      "cpu-comp:  {'PPI_L1_XW': [0.018345, 0.019428, 0.019724, 0.007890999999999999, 0.020734], 'PPI_L1_AXW': [0.126579, 0.109052, 0.105956, 0.105699, 0.117701], 'PPI_L2_XW': [0.068454, 0.0694, 0.075265, 0.07018500000000001, 0.074407], 'PPI_L2_AXW': [0.8780479999999999, 0.87854, 0.883703, 0.883251, 0.878919]}\n",
      "cpu-comm:  {'PPI_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L1_AXW': [0.211341, 0.221187, 0.24101999999999998, 0.267143, 0.18881], 'PPI_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L2_AXW': [0.475155, 0.43965699999999996, 0.473983, 0.492757, 0.47537]}\n",
      "fpga results:  {'PPI_L1_AXW': [0.9233872125194921, 0.9239196794386277, 0.9239245099131209, 0.9245955742927154, 0.9115573235294117], 'PPI_L2_AXW': [1.0506282274448653, 1.045305230340833, 1.0481906957006015, 1.0443378349298285, 1.044853395188238]}\n",
      "fpga-comp:  {'PPI_L1_AXW': [0.017328212519492094, 0.017860679438627756, 0.017865509913120962, 0.018536574292715526, 0.005502323529411764], 'PPI_L2_AXW': [0.14456922744486522, 0.13924623034083314, 0.14213169570060147, 0.13827883492982845, 0.13879439518823794]}\n",
      "fpga-comm:  {'PPI_L1_AXW': [0.906059, 0.906059, 0.906059, 0.906059, 0.9060549999999999], 'PPI_L2_AXW': [0.906059, 0.906059, 0.906059, 0.906059, 0.906059]}\n",
      "----------------------------------\n",
      "PPI >> Rank 16 Num Iter 5 TM 1 VUF 13 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'PPI_L1_XW': [0.089052, 0.08405, 0.08724, 0.076017, 0.094638], 'PPI_L1_AXW': [0.266805, 0.263524, 0.265624, 0.274467, 0.18018900000000002], 'PPI_L2_XW': [0.127309, 0.13188, 0.12914299999999998, 0.127275, 0.13095], 'PPI_L2_AXW': [1.53462, 1.47821, 1.5537400000000001, 1.52753, 1.57119]}\n",
      "cpu-comp:  {'PPI_L1_XW': [0.014332, 0.014029000000000002, 0.016901999999999997, 0.004894, 0.005928], 'PPI_L1_AXW': [0.063815, 0.062693, 0.051205, 0.058953000000000005, 0.063745], 'PPI_L2_XW': [0.029486, 0.030482000000000002, 0.034113, 0.032495, 0.029668], 'PPI_L2_AXW': [0.487981, 0.48847799999999997, 0.49029900000000004, 0.497265, 0.493506]}\n",
      "cpu-comm:  {'PPI_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L1_AXW': [0.20299, 0.200831, 0.214419, 0.215514, 0.11644399999999999], 'PPI_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L2_AXW': [1.04664, 0.9897339999999999, 1.06344, 1.0302600000000002, 1.07769]}\n",
      "fpga results:  {'PPI_L1_AXW': [0.865511998778004, 0.8655163474541752, 0.8655073942973524, 0.8655334863543788, 0.8655364281059063], 'PPI_L2_AXW': [0.9080017625254583, 0.9079324395112016, 0.9082158708757637, 0.9094764753564154, 0.9086275881873727]}\n",
      "fpga-comp:  {'PPI_L1_AXW': [0.006940998778004074, 0.006945347454175153, 0.006936394297352342, 0.006962486354378818, 0.006965428105906314], 'PPI_L2_AXW': [0.049430762525458256, 0.04936143951120164, 0.04964487087576375, 0.05090547535641548, 0.05005658818737271]}\n",
      "fpga-comm:  {'PPI_L1_AXW': [0.858571, 0.858571, 0.858571, 0.858571, 0.858571], 'PPI_L2_AXW': [0.858571, 0.858571, 0.858571, 0.858571, 0.858571]}\n",
      "----------------------------------\n",
      "PPI >> Rank 24 Num Iter 5 TM 1 VUF 7 VmV 2048 SIMD 0.9375\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'PPI_L1_XW': [0.240589, 0.099656, 0.098092, 0.096179, 0.10864299999999999], 'PPI_L1_AXW': [0.322689, 0.332397, 0.348806, 0.31716300000000003, 0.373636], 'PPI_L2_XW': [0.158869, 0.240504, 0.168685, 0.165594, 0.164788], 'PPI_L2_AXW': [1.46963, 1.49512, 1.43896, 1.4527299999999999, 1.48712]}\n",
      "cpu-comp:  {'PPI_L1_XW': [0.002808, 0.0043630000000000006, 0.015155, 0.000642, 0.003905], 'PPI_L1_AXW': [0.038036, 0.043127000000000006, 0.045265, 0.034595, 0.041171], 'PPI_L2_XW': [0.014097, 0.018133, 0.013514, 0.014236, 0.013562], 'PPI_L2_AXW': [0.32160799999999995, 0.327881, 0.326149, 0.319765, 0.337806]}\n",
      "cpu-comm:  {'PPI_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L1_AXW': [0.284653, 0.28927, 0.303541, 0.28256800000000004, 0.332465], 'PPI_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'PPI_L2_AXW': [1.14802, 1.16724, 1.1128200000000001, 1.13297, 1.14931]}\n",
      "fpga results:  {'PPI_L1_AXW': [0.842392779239766, 0.8428211173184357, 0.8417582039106145, 0.8424037076023391, 0.8423992412280701], 'PPI_L2_AXW': [0.8691189926900584, 0.8692269459064327, 0.8691930204678362, 0.8692476622807017, 0.8692460467836257]}\n",
      "fpga-comp:  {'PPI_L1_AXW': [0.004173779239766082, 0.0046021173184357545, 0.0035392039106145255, 0.004184707602339181, 0.004180241228070175], 'PPI_L2_AXW': [0.03089999269005848, 0.031007945906432747, 0.03097402046783626, 0.03102866228070176, 0.031027046783625733]}\n",
      "fpga-comm:  {'PPI_L1_AXW': [0.8382189999999999, 0.8382189999999999, 0.8382189999999999, 0.8382189999999999, 0.8382189999999999], 'PPI_L2_AXW': [0.8382189999999999, 0.8382189999999999, 0.8382189999999999, 0.8382189999999999, 0.8382189999999999]}\n",
      "----------------------------------\n",
      "ogbnproducts >> Rank 2 Num Iter 5 TM 3 VUF 32 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'ogbnproducts_L1_XW': [2208.9500000000003, 2210.2400000000002, 2332.92, 2207.03, 2332.75], 'ogbnproducts_L1_AXW': [41.675200000000004, 42.459900000000005, 42.116099999999996, 42.3021, 41.9527], 'ogbnproducts_L2_XW': [353.67900000000003, 354.05199999999996, 354.524, 356.354, 364.75800000000004], 'ogbnproducts_L2_AXW': [129.447, 129.206, 128.81, 128.992, 129.679]}\n",
      "cpu-comp:  {'ogbnproducts_L1_XW': [2208.8199999999997, 2210.12, 2332.8, 2206.9, 2332.62], 'ogbnproducts_L1_AXW': [19.7841, 20.4618, 19.8263, 20.4488, 19.959999999999997], 'ogbnproducts_L2_XW': [353.557, 353.939, 354.40500000000003, 356.267, 364.647], 'ogbnproducts_L2_AXW': [56.425200000000004, 55.913900000000005, 55.4433, 55.6828, 56.581199999999995]}\n",
      "cpu-comm:  {'ogbnproducts_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L1_AXW': [21.8911, 21.9981, 22.2897, 21.8533, 21.9926], 'ogbnproducts_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L2_AXW': [73.0215, 73.2919, 73.3666, 73.3094, 73.0982]}\n",
      "fpga results:  {'ogbnproducts_L1_AXW': [1336.825853773564, 1337.0973096435123, 1341.2413383293406, 1341.5714025113891, 1336.8963113322536], 'ogbnproducts_L2_AXW': [1362.5784347850813, 1351.2978122951197, 1351.1093112881879, 1351.2052441210824, 1364.117966661938]}\n",
      "fpga-comp:  {'ogbnproducts_L1_AXW': [7.9246127735639345, 8.19606864351224, 12.340093329340474, 12.670157511389029, 7.995070332253482], 'ogbnproducts_L2_AXW': [33.67718978508121, 22.396571295119642, 22.20807028818785, 22.304003121082378, 35.216721661937896]}\n",
      "fpga-comm:  {'ogbnproducts_L1_AXW': [1328.901241, 1328.901241, 1328.901245, 1328.901245, 1328.901241], 'ogbnproducts_L2_AXW': [1328.901245, 1328.901241, 1328.901241, 1328.901241, 1328.901245]}\n",
      "----------------------------------\n",
      "ogbnproducts >> Rank 4 Num Iter 5 TM 3 VUF 16 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'ogbnproducts_L1_XW': [1199.0700000000002, 1455.24, 1200.38, 1455.74, 1200.78], 'ogbnproducts_L1_AXW': [37.8932, 39.1247, 39.0395, 36.430499999999995, 40.5184], 'ogbnproducts_L2_XW': [179.582, 189.572, 185.181, 179.634, 185.008], 'ogbnproducts_L2_AXW': [113.422, 112.28299999999999, 112.806, 114.006, 113.82000000000001]}\n",
      "cpu-comp:  {'ogbnproducts_L1_XW': [1198.92, 1455.1000000000001, 1200.21, 1455.59, 1200.65], 'ogbnproducts_L1_AXW': [11.023, 11.626900000000001, 11.034600000000001, 10.769400000000001, 10.8298], 'ogbnproducts_L2_XW': [179.438, 189.432, 185.034, 179.49499999999998, 184.867], 'ogbnproducts_L2_AXW': [27.538, 27.845100000000002, 27.829, 27.905800000000003, 28.4902]}\n",
      "cpu-comm:  {'ogbnproducts_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L1_AXW': [26.8701, 27.497899999999998, 28.0049, 25.661099999999998, 29.688599999999997], 'ogbnproducts_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L2_AXW': [85.8843, 84.4383, 84.97739999999999, 86.1001, 85.3295]}\n",
      "fpga results:  {'ogbnproducts_L1_AXW': [1479.9437656117802, 1480.0711294859307, 1479.8061789526412, 1482.5194222063565, 1479.9113533699638], 'ogbnproducts_L2_AXW': [1489.849603233924, 1483.2980016792333, 1490.228796177063, 1483.3007077105538, 1489.9117998515796]}\n",
      "fpga-comp:  {'ogbnproducts_L1_AXW': [2.203210611780369, 2.3305744859308715, 2.0656239526413938, 4.778863206356658, 2.170798369963976], 'ogbnproducts_L2_AXW': [12.109044233924116, 5.557446679233432, 12.48823717706323, 5.56015271055391, 12.171240851579833]}\n",
      "fpga-comm:  {'ogbnproducts_L1_AXW': [1477.7405549999999, 1477.7405549999999, 1477.7405549999999, 1477.7405589999998, 1477.7405549999999], 'ogbnproducts_L2_AXW': [1477.7405589999998, 1477.7405549999999, 1477.7405589999998, 1477.7405549999999, 1477.7405589999998]}\n",
      "----------------------------------\n",
      "ogbnproducts >> Rank 8 Num Iter 5 TM 1 VUF 25 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'ogbnproducts_L1_XW': [637.226, 729.253, 599.616, 599.298, 600.379], 'ogbnproducts_L1_AXW': [34.3717, 34.8474, 36.7687, 30.6478, 30.5665], 'ogbnproducts_L2_XW': [100.013, 95.45530000000001, 93.53880000000001, 114.64399999999999, 96.44500000000001], 'ogbnproducts_L2_AXW': [92.3885, 100.047, 90.0453, 114.79100000000001, 95.1813]}\n",
      "cpu-comp:  {'ogbnproducts_L1_XW': [637.042, 728.576, 599.422, 599.155, 600.183], 'ogbnproducts_L1_AXW': [5.96675, 6.12355, 5.199470000000001, 5.95034, 5.90654], 'ogbnproducts_L2_XW': [99.8576, 95.35079999999999, 93.38929999999999, 114.395, 95.0048], 'ogbnproducts_L2_AXW': [14.248800000000001, 13.6494, 14.166500000000001, 15.764299999999999, 14.5084]}\n",
      "cpu-comm:  {'ogbnproducts_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L1_AXW': [28.4049, 28.7239, 31.5692, 24.697400000000002, 24.659899999999997], 'ogbnproducts_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L2_AXW': [78.1397, 86.3974, 75.8789, 99.0264, 80.67290000000001]}\n",
      "fpga results:  {'ogbnproducts_L1_AXW': [1777.6516482122497, 1776.0144853578854, 1777.3645701816745, 1777.6455084060751, 1777.3486238965334], 'ogbnproducts_L2_AXW': [1780.453790648243, 1780.4393858622755, 1776.8935329883582, 1776.9003999795632, 1780.75086597443]}\n",
      "fpga-comp:  {'ogbnproducts_L1_AXW': [2.2324612122497713, 0.5953023578854563, 1.9453831816744993, 2.22632140607505, 1.929436896533328], 'ogbnproducts_L2_AXW': [5.0346036482430385, 5.0201988622755325, 1.4743499883581812, 1.4812169795632781, 5.331678974430044]}\n",
      "fpga-comm:  {'ogbnproducts_L1_AXW': [1775.419187, 1775.419183, 1775.419187, 1775.419187, 1775.419187], 'ogbnproducts_L2_AXW': [1775.419187, 1775.419187, 1775.419183, 1775.419183, 1775.419187]}\n",
      "----------------------------------\n",
      "ogbnproducts >> Rank 16 Num Iter 5 TM 1 VUF 13 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n",
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'ogbnproducts_L1_XW': [300.36400000000003, 364.99399999999997, 279.89599999999996, 293.006, 364.8], 'ogbnproducts_L1_AXW': [28.8098, 36.1254, 30.0955, 36.9531, 35.7058], 'ogbnproducts_L2_XW': [48.9062, 48.249, 51.8169, 47.784, 48.304100000000005], 'ogbnproducts_L2_AXW': [83.7681, 78.926, 82.5713, 80.8803, 87.4373]}\n",
      "cpu-comp:  {'ogbnproducts_L1_XW': [300.20000000000005, 364.707, 279.74100000000004, 292.73900000000003, 364.603], 'ogbnproducts_L1_AXW': [3.70068, 3.30264, 3.00651, 3.61883, 3.9696899999999995], 'ogbnproducts_L2_XW': [48.782199999999996, 48.085, 51.5886, 47.582899999999995, 48.119099999999996], 'ogbnproducts_L2_AXW': [7.394150000000001, 8.18675, 7.37075, 8.0914, 7.39525]}\n",
      "cpu-comm:  {'ogbnproducts_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L1_AXW': [25.109099999999998, 32.8228, 27.089, 33.3343, 31.736100000000004], 'ogbnproducts_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L2_AXW': [76.374, 70.7393, 75.2005, 72.7889, 80.042]}\n",
      "fpga results:  {'ogbnproducts_L1_AXW': [1185.5366200454619, 1185.5510951196711, 1185.5364286634742, 1185.5690625403884, 1185.5463015755229], 'ogbnproducts_L2_AXW': [1187.2539203731271, 1187.1963439006206, 1187.244953442096, 1187.1859774626373, 1187.212563051462]}\n",
      "fpga-comp:  {'ogbnproducts_L1_AXW': [0.14831304546201873, 0.16278811967116927, 0.1481216634742355, 0.18075554038845817, 0.15799457552285454], 'ogbnproducts_L2_AXW': [1.8656133731271543, 1.8080369006206736, 1.856646442096057, 1.79767046263731, 1.8242560514620736]}\n",
      "fpga-comm:  {'ogbnproducts_L1_AXW': [1185.388307, 1185.388307, 1185.388307, 1185.388307, 1185.388307], 'ogbnproducts_L2_AXW': [1185.388307, 1185.388307, 1185.388307, 1185.388307, 1185.388307]}\n",
      "----------------------------------\n",
      "ogbnproducts >> Rank 24 Num Iter 5 TM 1 VUF 7 VmV 2048 SIMD 1\n",
      "GCN_matrices/Cora_feat_L2.txt\n",
      "GCN_matrices/Cora_A.txt\n",
      "GCN_matrices/Cora_feat_L1.txt\n",
      "GCN_matrices/PPI_feat_L1.txt\n",
      "GCN_matrices/Pubmed_A.txt\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "GCN_matrices/PPI_feat_L2.txt\n",
      "GCN_matrices/ogbnproducts_A.txt\n",
      "GCN_matrices/Reddit_A.txt\n",
      "GCN_matrices/Citeseer_feat_L2.txt\n",
      "GCN_matrices/Citeseer_feat_L1.txt\n",
      "GCN_matrices/PPI_A.txt\n",
      "GCN_matrices/ogbnproducts_feat_L1.txt\n",
      "GCN_matrices/ogbnproducts_feat_L2.txt\n",
      "GCN_matrices/Citeseer_A.txt\n",
      "GCN_matrices/Pubmed_feat_L2.txt\n",
      "GCN_matrices/Reddit_feat_L2.txt\n",
      "GCN_matrices/Pubmed_feat_L1.txt\n",
      "GCN_matrices/Reddit_feat_L1.txt\n",
      "--------- final result -----------\n",
      "cpu results:  {'ogbnproducts_L1_XW': [200.986, 243.989, 201.16, 200.74, 228.488], 'ogbnproducts_L1_AXW': [37.1761, 38.146699999999996, 32.620000000000005, 36.921099999999996, 36.669399999999996], 'ogbnproducts_L2_XW': [31.500500000000002, 32.8353, 34.266999999999996, 33.7431, 34.115], 'ogbnproducts_L2_AXW': [85.4815, 92.79419999999999, 87.601, 83.34020000000001, 87.59110000000001]}\n",
      "cpu-comp:  {'ogbnproducts_L1_XW': [200.747, 243.752, 200.942, 200.549, 228.191], 'ogbnproducts_L1_AXW': [2.49198, 2.83841, 2.4811400000000003, 2.5235499999999997, 2.82767], 'ogbnproducts_L2_XW': [30.4988, 32.651399999999995, 34.0303, 33.3353, 33.9984], 'ogbnproducts_L2_AXW': [5.35013, 5.42192, 5.37468, 5.323180000000001, 5.49016]}\n",
      "cpu-comm:  {'ogbnproducts_L1_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L1_AXW': [34.6841, 35.3083, 30.1388, 34.3975, 33.8417], 'ogbnproducts_L2_XW': [0.0, 0.0, 0.0, 0.0, 0.0], 'ogbnproducts_L2_AXW': [80.1314, 87.3723, 82.22630000000001, 78.017, 82.10090000000001]}\n",
      "fpga results:  {'ogbnproducts_L1_AXW': [595.4414059440835, 595.4450475287786, 595.7590623598861, 595.7803285135462, 595.442382152979], 'ogbnproducts_L2_AXW': [595.9973036103936, 595.9944346068422, 595.9954199889031, 596.1209992237868, 595.5344570004363]}\n",
      "fpga-comp:  {'ogbnproducts_L1_AXW': [0.08397894408347559, 0.08762052877853115, 0.4016353598861315, 0.42290151354626127, 0.08495515297903004], 'ogbnproducts_L2_AXW': [0.6398766103935146, 0.6370076068422034, 0.6379929889030509, 0.7635722237868561, 0.17703000043621897]}\n",
      "fpga-comm:  {'ogbnproducts_L1_AXW': [595.357427, 595.357427, 595.357427, 595.357427, 595.357427], 'ogbnproducts_L2_AXW': [595.357427, 595.357427, 595.357427, 595.357427, 595.357427]}\n",
      "----------------------------------\n"
     ]
    }
   ],
   "source": [
    "# MAIN FUNC FOR REPORTING RESULTS\n",
    "datasets = ['Cora', 'Citeseer', 'Pubmed', 'PPI', 'ogbnproducts']\n",
    "d_result = [[],[],[],[],[]]\n",
    "for d in datasets:\n",
    "    if d == 'Cora':\n",
    "        for (rank,vuf,simd) in zip(total_ranks, vmacc_unroll_factor['Cora'], SIMD_under_utilization['Cora']):\n",
    "            print('Cora >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(TM['Cora'][0]) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Cora']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, TM['Cora'][0], TK['Cora'], vuf, vmacc_vlen['Cora'], simd, fpga_comm['Cora'], this_fpga_mode)\n",
    "            d_result[0].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "    if d == 'Citeseer':\n",
    "        for (rank,vuf,simd) in  zip(total_ranks, vmacc_unroll_factor['Citeseer'], SIMD_under_utilization['Citeseer']):\n",
    "            print('Citeseer >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(TM['Citeseer'][0]) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Citeseer']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, TM['Citeseer'][0], TK['Citeseer'], vuf, vmacc_vlen['Citeseer'], simd, fpga_comm['Citeseer'], this_fpga_mode)  \n",
    "            d_result[1].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "\n",
    "    if d == 'Pubmed':\n",
    "        for (rank, tm, vuf,simd) in  zip(total_ranks, TM['Pubmed'], vmacc_unroll_factor['Pubmed'], SIMD_under_utilization['Pubmed']):\n",
    "            print('Pubmed >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(tm) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Pubmed']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, tm, TK['Pubmed'], vuf, vmacc_vlen['Pubmed'], simd, fpga_comm['Pubmed'], this_fpga_mode)\n",
    "            d_result[2].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "    \n",
    "    if d == 'PPI':\n",
    "        for (rank, tm, vuf,simd) in  zip(total_ranks, TM['PPI'], vmacc_unroll_factor['PPI'], SIMD_under_utilization['PPI']):\n",
    "            print('PPI >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(tm) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['PPI']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, tm, TK['PPI'], vuf, vmacc_vlen['PPI'], simd, fpga_comm['PPI'], this_fpga_mode)\n",
    "            d_result[3].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])    \n",
    "    if d == 'ogbnproducts':\n",
    "        for (rank, tm, vuf,simd) in  zip(total_ranks, TM['ogbnproducts'], vmacc_unroll_factor['ogbnproducts'], SIMD_under_utilization['ogbnproducts']):\n",
    "            print('ogbnproducts >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(tm) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['ogbnproducts']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, tm, TK['ogbnproducts'], vuf, vmacc_vlen['ogbnproducts'], simd, fpga_comm['ogbnproducts'], this_fpga_mode)\n",
    "            d_result[4].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "a954f71e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cora >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 0.8125\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.007862000000000001, 0.009619, 0.007487, 0.008583, 0.008022999999999999]\n",
      "L1 AXW:  [0.001993, 0.001297, 0.0023120000000000003, 0.0018780000000000001, 0.0038299999999999996]\n",
      "L2 XW:  [0.002903, 0.0029330000000000003, 0.002888, 0.0029579999999999997, 0.002927]\n",
      "L2 AXW:  [0.001967, 0.001771, 0.001579, 0.0027140000000000003, 0.001593]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [1.40328, 1.67177, 1.8113599999999999, 1.58321, 1.23517]\n",
      "L1 AXW:  [0.6055, 0.612517, 0.955494, 0.586941, 0.579458]\n",
      "L2 XW:  [0.654559, 0.883493, 0.723522, 1.10288, 1.1486999999999998]\n",
      "L2 AXW:  [0.761464, 0.697051, 0.742101, 0.984806, 1.06441]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.007862000000000001, 0.009619, 0.007487, 0.008583, 0.008022999999999999]\n",
      "L1 AXW:  [0.002681142857142857, 0.002614114285714286, 0.0028326857142857145, 0.002391657142857143, 0.002614114285714286]\n",
      "L2 XW:  [0.002903, 0.0029330000000000003, 0.002888, 0.0029579999999999997, 0.002927]\n",
      "L2 AXW:  [0.0014843428571428572, 0.0015610857142857142, 0.001540685714285714, 0.0014221714285714286, 0.0014678285714285716]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [1.40328, 1.67177, 1.8113599999999999, 1.58321, 1.23517]\n",
      "L1 AXW:  [1.661935 1.661935 1.661935 1.661935 1.661935]\n",
      "L2 XW:  [0.654559, 0.883493, 0.723522, 1.10288, 1.1486999999999998]\n",
      "L2 AXW:  [1.661935 1.661935 1.661935 1.661935 1.661935]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  3.9769582\n",
      "FPGA AVG:  5.782819565714286\n",
      "CPU STD:  0.3045177963025479\n",
      "FPGA STD:  0.2156535388079376\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Citeseer >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 1\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.018754, 0.019979, 0.016168, 0.019063, 0.018627]\n",
      "L1 AXW:  [0.002267, 0.0020150000000000003, 0.001081, 0.001514, 0.00188]\n",
      "L2 XW:  [0.002611, 0.002769, 0.002506, 0.002508, 0.0025399999999999997]\n",
      "L2 AXW:  [0.0009519999999999999, 0.000892, 0.000821, 0.0008309999999999999, 0.0007589999999999999]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [1.65011, 1.59866, 1.93049, 1.54651, 1.37291]\n",
      "L1 AXW:  [0.905915, 0.559506, 0.512732, 0.522211, 0.873786]\n",
      "L2 XW:  [0.664138, 1.1345299999999998, 0.853896, 0.645893, 0.8562860000000001]\n",
      "L2 AXW:  [0.718452, 0.374393, 0.408554, 1.00106, 0.369938]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.018754, 0.019979, 0.016168, 0.019063, 0.018627]\n",
      "L1 AXW:  [0.001881, 0.002132, 0.002121, 0.002039, 0.00218]\n",
      "L2 XW:  [0.002611, 0.002769, 0.002506, 0.002508, 0.0025399999999999997]\n",
      "L2 AXW:  [0.001157, 0.0012619999999999999, 0.001238, 0.00108, 0.0013030000000000001]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [1.65011, 1.59866, 1.93049, 1.54651, 1.37291]\n",
      "L1 AXW:  [2.050734 2.050734 2.050734 2.050734 2.050734]\n",
      "L2 XW:  [0.664138, 1.1345299999999998, 0.853896, 0.645893, 0.8562860000000001]\n",
      "L2 AXW:  [2.050734 2.050734 2.050734 2.050734 2.050734]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  3.7237011999999994\n",
      "FPGA AVG:  4.524598800000001\n",
      "CPU STD:  0.14838511210414612\n",
      "FPGA STD:  0.25480137593458935\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Pubmed >> Rank: 144 || vmacc_unroll_factor 7 || SIMD 0.9375\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.265035, 0.169581, 0.146909, 0.178622, 0.17861600000000002]\n",
      "L1 AXW:  [0.035345, 0.005713, 0.0061920000000000005, 0.047046000000000004, 0.056514]\n",
      "L2 XW:  [0.009314, 0.009737, 0.009375999999999999, 0.009184000000000001, 0.009510000000000001]\n",
      "L2 AXW:  [0.007566, 0.00474, 0.005638, 0.010395, 0.005766]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [0.500584, 0.517689, 1.1287800000000001, 0.535512, 0.48768599999999995]\n",
      "L1 AXW:  [2.4472199999999997, 2.8453, 2.27801, 2.62765, 2.4652]\n",
      "L2 XW:  [0.689704, 0.859052, 0.747356, 0.828502, 0.79101]\n",
      "L2 AXW:  [0.817905, 0.852139, 0.782175, 0.8723099999999999, 0.8192470000000001]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.265035, 0.169581, 0.146909, 0.178622, 0.17861600000000002]\n",
      "L1 AXW:  [0.0026959589743589746, 0.002778994871794872, 0.002660758974358974, 0.006032102948058025, 0.0027726769230769235]\n",
      "L2 XW:  [0.009314, 0.009737, 0.009375999999999999, 0.009184000000000001, 0.009510000000000001]\n",
      "L2 AXW:  [0.001091651282051282, 0.001169723076923077, 0.0013655794871794873, 0.0012211692307692308, 0.0010848820512820514]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [0.500584, 0.517689, 1.1287800000000001, 0.535512, 0.48768599999999995]\n",
      "L1 AXW:  [6.795246 6.795246 6.795246 6.795242 6.795246]\n",
      "L2 XW:  [0.689704, 0.859052, 0.747356, 0.828502, 0.79101]\n",
      "L2 AXW:  [6.795246 6.795246 6.795246 6.795246 6.795246]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  5.0127642\n",
      "FPGA AVG:  15.209416499563968\n",
      "CPU STD:  0.18875168756585967\n",
      "FPGA STD:  0.21260228365482264\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Reddit >> Rank: 144 || vmacc_unroll_factor 32 || SIMD 0.8125\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.159554, 0.151792, 0.167023, 0.16555199999999998, 0.155038]\n",
      "L1 AXW:  [149.208, 147.74499999999998, 167.44400000000002, 148.779, 151.91199999999998]\n",
      "L2 XW:  [1.43386, 1.42165, 1.40873, 1.40425, 1.4422899999999998]\n",
      "L2 AXW:  [382.05699999999996, 369.781, 371.55899999999997, 368.44300000000004, 376.88100000000003]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [0.54091, 0.617622, 0.48079299999999997, 0.9837030000000001, 0.535475]\n",
      "L1 AXW:  [8.65608, 8.29373, 8.38737, 8.22489, 8.62742]\n",
      "L2 XW:  [0.3241, 0.386158, 0.352003, 0.333037, 0.403057]\n",
      "L2 AXW:  [18.6908, 18.2599, 18.2734, 18.281599999999997, 18.827099999999998]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.159554, 0.151792, 0.167023, 0.16555199999999998, 0.155038]\n",
      "L1 AXW:  [29.66206040143562, 29.37122080592264, 33.28731731447366, 29.57677661027016, 30.199606721508818]\n",
      "L2 XW:  [1.43386, 1.42165, 1.40873, 1.40425, 1.4422899999999998]\n",
      "L2 AXW:  [75.95167692611179, 73.51124844045404, 73.86470900150807, 73.24525843444148, 74.92270512407818]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [0.54091, 0.617622, 0.48079299999999997, 0.9837030000000001, 0.535475]\n",
      "L1 AXW:  [782.609934 782.609934 782.609934 782.609934 782.609934]\n",
      "L2 XW:  [0.3241, 0.386158, 0.352003, 0.333037, 0.403057]\n",
      "L2 AXW:  [782.609934 782.609934 782.609934 782.609934 782.609934]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  556.2397234000001\n"
     ]
    },
    {
     "ename": "ValueError",
     "evalue": "operands could not be broadcast together with shapes (5,) (7,) ",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mValueError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[0;32m/var/folders/r8/7msklgc91v9bx67jqr1t7q7h0000gn/T/ipykernel_1784/2223398021.py\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m    135\u001b[0m                 \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    136\u001b[0m                 \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'CPU AVG: '\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmean\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 137\u001b[0;31m                 \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'FPGA AVG: '\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mmean\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m3\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfpga_comm\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m3\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mfpga_comm\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mmap_rank\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mrank\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnum_iter\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    138\u001b[0m                 \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'CPU STD: '\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstd\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    139\u001b[0m                 \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m'FPGA STD: '\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mstd\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m3\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L1_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mfpga_comm\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_XW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0md\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mtrial\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m3\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit_L2_AXW'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0mnp\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0marray\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mfpga_comm\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;34m'Reddit'\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mmap_rank\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mrank\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnum_iter\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mValueError\u001b[0m: operands could not be broadcast together with shapes (5,) (7,) "
     ]
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "for idx, d in enumerate(d_result): #dictionary\n",
    "    if idx == 0: #cora\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Cora'], SIMD_under_utilization['Cora'])):\n",
    "            if rank == 144:\n",
    "                print('Cora >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Cora_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Cora_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Cora_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Cora_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Cora_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Cora_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Cora_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Cora_L1_AXW']) + np.array([fpga_comm['Cora'][map_rank[rank]] for i in range(num_iter)])) \n",
    "                print('L2 XW: ', d[trial][2]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Cora_L2_AXW']) + np.array([fpga_comm['Cora'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][0]['Cora_L1_AXW']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][0]['Cora_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][3]['Cora_L1_AXW']) + np.array(fpga_comm['Cora']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][3]['Cora_L2_AXW']) + np.array([fpga_comm['Cora'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][0]['Cora_L1_AXW']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][0]['Cora_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][3]['Cora_L1_AXW']) + np.array(fpga_comm['Cora']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][3]['Cora_L2_AXW']) + np.array([fpga_comm['Cora'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 1: #citeseer\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Citeseer'], SIMD_under_utilization['Citeseer'])):\n",
    "            if rank == 144:\n",
    "                print('Citeseer >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Citeseer_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Citeseer_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Citeseer_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Citeseer_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Citeseer_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Citeseer_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Citeseer_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Citeseer_L1_AXW']) + np.array([fpga_comm['Citeseer'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('L2 XW: ', d[trial][2]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Citeseer_L2_AXW']) + np.array([fpga_comm['Citeseer'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][0]['Citeseer_L1_AXW']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][0]['Citeseer_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][3]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array([fpga_comm['Citeseer'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][0]['Citeseer_L1_AXW']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][0]['Citeseer_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][3]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array([fpga_comm['Citeseer'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 2: # pubmed\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Pubmed'], SIMD_under_utilization['Pubmed'])):\n",
    "            if rank == 144:\n",
    "                print('Pubmed >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Pubmed_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Pubmed_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Pubmed_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Pubmed_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Pubmed_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Pubmed_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Pubmed_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Pubmed_L1_AXW']) + np.array([fpga_comm['Pubmed'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('L2 XW: ', d[trial][2]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Pubmed_L2_AXW']) + np.array([fpga_comm['Pubmed'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][0]['Pubmed_L1_AXW']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][0]['Pubmed_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][3]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][3]['Pubmed_L2_AXW']) + np.array([fpga_comm['Pubmed'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][0]['Pubmed_L1_AXW']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][0]['Pubmed_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][3]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][3]['Pubmed_L2_AXW']) + np.array([fpga_comm['Pubmed'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "\n",
    "    if idx == 3: # reddit\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks_Reddit, vmacc_unroll_factor['Reddit'], SIMD_under_utilization['Reddit'])):\n",
    "            if rank == 144:\n",
    "                print('Reddit >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Reddit_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Reddit_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Reddit_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Reddit_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Reddit_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Reddit_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Reddit_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Reddit_L1_AXW']) + np.array([fpga_comm['Reddit'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('L2 XW: ', d[trial][2]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Reddit_L2_AXW']) + np.array([fpga_comm['Reddit'][map_rank[rank]] for i in range(num_iter)]))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][0]['Reddit_L1_AXW']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][0]['Reddit_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][3]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][3]['Reddit_L2_AXW']) + np.array([fpga_comm['Reddit'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][0]['Reddit_L1_AXW']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][0]['Reddit_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][3]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][3]['Reddit_L2_AXW']) + np.array([fpga_comm['Reddit'][map_rank[rank]] for i in range(num_iter)])))\n",
    "                print()\n",
    "            "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "id": "2d4d1cfb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "num_rank 48\n",
      "0.09098300000000001\n",
      "0.09098300000000001\n",
      "0.09461499999680001\n",
      "0.10421500000160003\n",
      "0.14261500001599997\n",
      "0.2962150000160002\n",
      "1.183514\n",
      "4.732960000160002\n",
      "num_rank 576\n",
      "0.11006699999935995\n",
      "0.11006699999935995\n",
      "0.13896699999871992\n",
      "0.24994300000639802\n"
     ]
    },
    {
     "ename": "IndexError",
     "evalue": "list index out of range",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mIndexError\u001b[0m                                Traceback (most recent call last)",
      "\u001b[0;32m/var/folders/r8/7msklgc91v9bx67jqr1t7q7h0000gn/T/ipykernel_5364/3555056842.py\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m     19\u001b[0m     \u001b[0;32mfor\u001b[0m \u001b[0mms\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mms_sweep\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     20\u001b[0m         \u001b[0mtot_fpga_time\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0.0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 21\u001b[0;31m         \u001b[0mcollective_fpga_time\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mcollective_fpga_mess_time\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mnum_rank\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mms\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnum_rank\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     22\u001b[0m         \u001b[0mswitch_time_global\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mswitch_time_port\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mcomp_delay\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mskew\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdummy\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnum_rank\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'collective'\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcollective_fpga_time\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfpga_mode\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     23\u001b[0m     \u001b[0;31m#                     print(\"my FPGA\", d, total_rank, switch_time_port)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m/var/folders/r8/7msklgc91v9bx67jqr1t7q7h0000gn/T/ipykernel_5364/3555056842.py\u001b[0m in \u001b[0;36m<listcomp>\u001b[0;34m(.0)\u001b[0m\n\u001b[1;32m     19\u001b[0m     \u001b[0;32mfor\u001b[0m \u001b[0mms\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mms_sweep\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     20\u001b[0m         \u001b[0mtot_fpga_time\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;36m0.0\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 21\u001b[0;31m         \u001b[0mcollective_fpga_time\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;34m[\u001b[0m\u001b[0mcollective_fpga_mess_time\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mnum_rank\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mms\u001b[0m\u001b[0;34m]\u001b[0m \u001b[0;32mfor\u001b[0m \u001b[0mi\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mrange\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mnum_rank\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     22\u001b[0m         \u001b[0mswitch_time_global\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mswitch_time_port\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mcomp_delay\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mskew\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mdummy\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mnum_rank\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'collective'\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mcollective_fpga_time\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfpga_mode\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     23\u001b[0m     \u001b[0;31m#                     print(\"my FPGA\", d, total_rank, switch_time_port)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mIndexError\u001b[0m: list index out of range"
     ]
    }
   ],
   "source": [
    "### reduction\n",
    "fpga_mode = 'FaaS'\n",
    "ms_sweep = 8\n",
    "num_packetization = [1, 1, 1, 1, 1, 1, 4, 16]\n",
    "map_node = {48:2}\n",
    "fpga_comm_mpi = 0.000090 #sec\n",
    "collective_fpga_mess_time = {\n",
    "#                              48: [1320, 1320, 4952, 14552, 52952, 206552, 823338, 3290732]\n",
    "#                              48: [624, 624, 4256, 13856, 52256, 205856, 822642, 3290036]\n",
    "                             48: [13, 13, 88.6666666, 288.6666667, 1088.666667, 4288.666667, 17138.375, 68542.41667],\n",
    "                             576:[30.54861111, 30.54861111 ,80.72222222, 273.3888889]\n",
    "} #ns\n",
    "# my_ranks = [48, 192, 576]\n",
    "my_ranks = [48, 576]\n",
    "for num_rank in my_ranks:\n",
    "    print('num_rank', num_rank)\n",
    "    dummy = [10 for i in range(num_rank)]\n",
    "    skew = [0 for i in range(num_rank)]\n",
    "    for ms in range(ms_sweep):\n",
    "        tot_fpga_time = 0.0\n",
    "        collective_fpga_time = [collective_fpga_mess_time[num_rank][ms] for i in range(num_rank)]\n",
    "        switch_time_global, switch_time_port = comp_delay(skew, dummy, num_rank, 'collective', collective_fpga_time, fpga_mode)\n",
    "    #                     print(\"my FPGA\", d, total_rank, switch_time_port)\n",
    "        tot_fpga_time = max((np.array(switch_time_port) * 1e-6)) # in ms\n",
    "#         print(tot_fpga_time)\n",
    "        tot_fpga_time += fpga_comm_mpi*1000\n",
    "#         print(fpga_comm_mpi*1000)\n",
    "        tot_fpga_time += (num_packetization[ms]-1)*((fpga_comm_mpi*1000)+(SWITCH_LATENCY_NETFPGA*1e-6))   \n",
    "#         print((num_packetization[ms]-1)*((fpga_comm_mpi*1000)+(SWITCH_LATENCY_NETFPGA*1e-6)))\n",
    "        print(tot_fpga_time)\n",
    "#         print('----------------')"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.7"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
