// Seed: 4081747923
module module_0;
  id_1(
      id_2, -1'h0
  );
  wire id_3;
  wire id_4;
endmodule
module module_1;
  assign id_1 = -1'd0 !=? -1 - -1;
  wire id_2;
  wire id_3;
  logic [7:0] id_4;
  assign id_2 = id_4[1];
  wire id_5;
  wand id_6, id_7, id_8;
  wire id_9;
  always @(posedge -1) $display;
  assign id_6 = -1'd0 == 1 | -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(
        .id_14(id_6),
        .id_15(1'b0),
        .id_16(1),
        .id_17(1),
        .id_18(id_3)
    )
);
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  for (id_19 = id_11; 1; id_2 = id_3) assign id_16 = id_14;
  module_0 modCall_1 ();
endmodule
