/// Auto-generated bit field definitions for ICM
/// Family: samv71
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::icm {

using namespace alloy::hal::bitfields;

// ============================================================================
// ICM Bit Field Definitions
// ============================================================================

/// CFG - Configuration Register
namespace cfg {
/// Write Back Disable
/// Position: 0, Width: 1
using WBDIS = BitField<0, 1>;
constexpr uint32_t WBDIS_Pos = 0;
constexpr uint32_t WBDIS_Msk = WBDIS::mask;

/// End of Monitoring Disable
/// Position: 1, Width: 1
using EOMDIS = BitField<1, 1>;
constexpr uint32_t EOMDIS_Pos = 1;
constexpr uint32_t EOMDIS_Msk = EOMDIS::mask;

/// Secondary List Branching Disable
/// Position: 2, Width: 1
using SLBDIS = BitField<2, 1>;
constexpr uint32_t SLBDIS_Pos = 2;
constexpr uint32_t SLBDIS_Msk = SLBDIS::mask;

/// Bus Burden Control
/// Position: 4, Width: 4
using BBC = BitField<4, 4>;
constexpr uint32_t BBC_Pos = 4;
constexpr uint32_t BBC_Msk = BBC::mask;

/// Automatic Switch To Compare Digest
/// Position: 8, Width: 1
using ASCD = BitField<8, 1>;
constexpr uint32_t ASCD_Pos = 8;
constexpr uint32_t ASCD_Msk = ASCD::mask;

/// Dual Input Buffer
/// Position: 9, Width: 1
using DUALBUFF = BitField<9, 1>;
constexpr uint32_t DUALBUFF_Pos = 9;
constexpr uint32_t DUALBUFF_Msk = DUALBUFF::mask;

/// User Initial Hash Value
/// Position: 12, Width: 1
using UIHASH = BitField<12, 1>;
constexpr uint32_t UIHASH_Pos = 12;
constexpr uint32_t UIHASH_Msk = UIHASH::mask;

/// User SHA Algorithm
/// Position: 13, Width: 3
using UALGO = BitField<13, 3>;
constexpr uint32_t UALGO_Pos = 13;
constexpr uint32_t UALGO_Msk = UALGO::mask;
/// Enumerated values for UALGO
namespace ualgo {
constexpr uint32_t SHA1 = 0;
constexpr uint32_t SHA256 = 1;
constexpr uint32_t SHA224 = 4;
}  // namespace ualgo

}  // namespace cfg

/// CTRL - Control Register
namespace ctrl {
/// ICM Enable
/// Position: 0, Width: 1
using ENABLE = BitField<0, 1>;
constexpr uint32_t ENABLE_Pos = 0;
constexpr uint32_t ENABLE_Msk = ENABLE::mask;

/// ICM Disable Register
/// Position: 1, Width: 1
using DISABLE = BitField<1, 1>;
constexpr uint32_t DISABLE_Pos = 1;
constexpr uint32_t DISABLE_Msk = DISABLE::mask;

/// Software Reset
/// Position: 2, Width: 1
using SWRST = BitField<2, 1>;
constexpr uint32_t SWRST_Pos = 2;
constexpr uint32_t SWRST_Msk = SWRST::mask;

/// Recompute Internal Hash
/// Position: 4, Width: 4
using REHASH = BitField<4, 4>;
constexpr uint32_t REHASH_Pos = 4;
constexpr uint32_t REHASH_Msk = REHASH::mask;

/// Region Monitoring Disable
/// Position: 8, Width: 4
using RMDIS = BitField<8, 4>;
constexpr uint32_t RMDIS_Pos = 8;
constexpr uint32_t RMDIS_Msk = RMDIS::mask;

/// Region Monitoring Enable
/// Position: 12, Width: 4
using RMEN = BitField<12, 4>;
constexpr uint32_t RMEN_Pos = 12;
constexpr uint32_t RMEN_Msk = RMEN::mask;

}  // namespace ctrl

/// SR - Status Register
namespace sr {
/// ICM Controller Enable Register
/// Position: 0, Width: 1
using ENABLE = BitField<0, 1>;
constexpr uint32_t ENABLE_Pos = 0;
constexpr uint32_t ENABLE_Msk = ENABLE::mask;

/// Region Monitoring Disabled Raw Status
/// Position: 8, Width: 4
using RAWRMDIS = BitField<8, 4>;
constexpr uint32_t RAWRMDIS_Pos = 8;
constexpr uint32_t RAWRMDIS_Msk = RAWRMDIS::mask;

/// Region Monitoring Disabled Status
/// Position: 12, Width: 4
using RMDIS = BitField<12, 4>;
constexpr uint32_t RMDIS_Pos = 12;
constexpr uint32_t RMDIS_Msk = RMDIS::mask;

}  // namespace sr

/// IER - Interrupt Enable Register
namespace ier {
/// Region Hash Completed Interrupt Enable
/// Position: 0, Width: 4
using RHC = BitField<0, 4>;
constexpr uint32_t RHC_Pos = 0;
constexpr uint32_t RHC_Msk = RHC::mask;

/// Region Digest Mismatch Interrupt Enable
/// Position: 4, Width: 4
using RDM = BitField<4, 4>;
constexpr uint32_t RDM_Pos = 4;
constexpr uint32_t RDM_Msk = RDM::mask;

/// Region Bus Error Interrupt Enable
/// Position: 8, Width: 4
using RBE = BitField<8, 4>;
constexpr uint32_t RBE_Pos = 8;
constexpr uint32_t RBE_Msk = RBE::mask;

/// Region Wrap Condition detected Interrupt Enable
/// Position: 12, Width: 4
using RWC = BitField<12, 4>;
constexpr uint32_t RWC_Pos = 12;
constexpr uint32_t RWC_Msk = RWC::mask;

/// Region End bit Condition Detected Interrupt Enable
/// Position: 16, Width: 4
using REC = BitField<16, 4>;
constexpr uint32_t REC_Pos = 16;
constexpr uint32_t REC_Msk = REC::mask;

/// Region Status Updated Interrupt Disable
/// Position: 20, Width: 4
using RSU = BitField<20, 4>;
constexpr uint32_t RSU_Pos = 20;
constexpr uint32_t RSU_Msk = RSU::mask;

/// Undefined Register Access Detection Interrupt Enable
/// Position: 24, Width: 1
using URAD = BitField<24, 1>;
constexpr uint32_t URAD_Pos = 24;
constexpr uint32_t URAD_Msk = URAD::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
/// Region Hash Completed Interrupt Disable
/// Position: 0, Width: 4
using RHC = BitField<0, 4>;
constexpr uint32_t RHC_Pos = 0;
constexpr uint32_t RHC_Msk = RHC::mask;

/// Region Digest Mismatch Interrupt Disable
/// Position: 4, Width: 4
using RDM = BitField<4, 4>;
constexpr uint32_t RDM_Pos = 4;
constexpr uint32_t RDM_Msk = RDM::mask;

/// Region Bus Error Interrupt Disable
/// Position: 8, Width: 4
using RBE = BitField<8, 4>;
constexpr uint32_t RBE_Pos = 8;
constexpr uint32_t RBE_Msk = RBE::mask;

/// Region Wrap Condition Detected Interrupt Disable
/// Position: 12, Width: 4
using RWC = BitField<12, 4>;
constexpr uint32_t RWC_Pos = 12;
constexpr uint32_t RWC_Msk = RWC::mask;

/// Region End bit Condition detected Interrupt Disable
/// Position: 16, Width: 4
using REC = BitField<16, 4>;
constexpr uint32_t REC_Pos = 16;
constexpr uint32_t REC_Msk = REC::mask;

/// Region Status Updated Interrupt Disable
/// Position: 20, Width: 4
using RSU = BitField<20, 4>;
constexpr uint32_t RSU_Pos = 20;
constexpr uint32_t RSU_Msk = RSU::mask;

/// Undefined Register Access Detection Interrupt Disable
/// Position: 24, Width: 1
using URAD = BitField<24, 1>;
constexpr uint32_t URAD_Pos = 24;
constexpr uint32_t URAD_Msk = URAD::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
/// Region Hash Completed Interrupt Mask
/// Position: 0, Width: 4
using RHC = BitField<0, 4>;
constexpr uint32_t RHC_Pos = 0;
constexpr uint32_t RHC_Msk = RHC::mask;

/// Region Digest Mismatch Interrupt Mask
/// Position: 4, Width: 4
using RDM = BitField<4, 4>;
constexpr uint32_t RDM_Pos = 4;
constexpr uint32_t RDM_Msk = RDM::mask;

/// Region Bus Error Interrupt Mask
/// Position: 8, Width: 4
using RBE = BitField<8, 4>;
constexpr uint32_t RBE_Pos = 8;
constexpr uint32_t RBE_Msk = RBE::mask;

/// Region Wrap Condition Detected Interrupt Mask
/// Position: 12, Width: 4
using RWC = BitField<12, 4>;
constexpr uint32_t RWC_Pos = 12;
constexpr uint32_t RWC_Msk = RWC::mask;

/// Region End bit Condition Detected Interrupt Mask
/// Position: 16, Width: 4
using REC = BitField<16, 4>;
constexpr uint32_t REC_Pos = 16;
constexpr uint32_t REC_Msk = REC::mask;

/// Region Status Updated Interrupt Mask
/// Position: 20, Width: 4
using RSU = BitField<20, 4>;
constexpr uint32_t RSU_Pos = 20;
constexpr uint32_t RSU_Msk = RSU::mask;

/// Undefined Register Access Detection Interrupt Mask
/// Position: 24, Width: 1
using URAD = BitField<24, 1>;
constexpr uint32_t URAD_Pos = 24;
constexpr uint32_t URAD_Msk = URAD::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
/// Region Hash Completed
/// Position: 0, Width: 4
using RHC = BitField<0, 4>;
constexpr uint32_t RHC_Pos = 0;
constexpr uint32_t RHC_Msk = RHC::mask;

/// Region Digest Mismatch
/// Position: 4, Width: 4
using RDM = BitField<4, 4>;
constexpr uint32_t RDM_Pos = 4;
constexpr uint32_t RDM_Msk = RDM::mask;

/// Region Bus Error
/// Position: 8, Width: 4
using RBE = BitField<8, 4>;
constexpr uint32_t RBE_Pos = 8;
constexpr uint32_t RBE_Msk = RBE::mask;

/// Region Wrap Condition Detected
/// Position: 12, Width: 4
using RWC = BitField<12, 4>;
constexpr uint32_t RWC_Pos = 12;
constexpr uint32_t RWC_Msk = RWC::mask;

/// Region End bit Condition Detected
/// Position: 16, Width: 4
using REC = BitField<16, 4>;
constexpr uint32_t REC_Pos = 16;
constexpr uint32_t REC_Msk = REC::mask;

/// Region Status Updated Detected
/// Position: 20, Width: 4
using RSU = BitField<20, 4>;
constexpr uint32_t RSU_Pos = 20;
constexpr uint32_t RSU_Msk = RSU::mask;

/// Undefined Register Access Detection Status
/// Position: 24, Width: 1
using URAD = BitField<24, 1>;
constexpr uint32_t URAD_Pos = 24;
constexpr uint32_t URAD_Msk = URAD::mask;

}  // namespace isr

/// UASR - Undefined Access Status Register
namespace uasr {
/// Undefined Register Access Trace
/// Position: 0, Width: 3
using URAT = BitField<0, 3>;
constexpr uint32_t URAT_Pos = 0;
constexpr uint32_t URAT_Msk = URAT::mask;
/// Enumerated values for URAT
namespace urat {
constexpr uint32_t UNSPEC_STRUCT_MEMBER = 0;
constexpr uint32_t ICM_CFG_MODIFIED = 1;
constexpr uint32_t ICM_DSCR_MODIFIED = 2;
constexpr uint32_t ICM_HASH_MODIFIED = 3;
constexpr uint32_t READ_ACCESS = 4;
}  // namespace urat

}  // namespace uasr

/// DSCR - Region Descriptor Area Start Address Register
namespace dscr {
/// Descriptor Area Start Address
/// Position: 6, Width: 26
using DASA = BitField<6, 26>;
constexpr uint32_t DASA_Pos = 6;
constexpr uint32_t DASA_Msk = DASA::mask;

}  // namespace dscr

/// HASH - Region Hash Area Start Address Register
namespace hash {
/// Hash Area Start Address
/// Position: 7, Width: 25
using HASA = BitField<7, 25>;
constexpr uint32_t HASA_Pos = 7;
constexpr uint32_t HASA_Msk = HASA::mask;

}  // namespace hash

/// UIHVAL[8] - User Initial Hash Value 0 Register 0
namespace uihval {
/// Initial Hash Value
/// Position: 0, Width: 32
using VAL = BitField<0, 32>;
constexpr uint32_t VAL_Pos = 0;
constexpr uint32_t VAL_Msk = VAL::mask;

}  // namespace uihval

}  // namespace alloy::hal::atmel::samv71::icm
