// Seed: 3741465883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  supply0 id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2, id_2
  );
  logic [7:0] id_3;
  assign id_3#(.id_1(1)) [1] = 1;
  wire id_4;
  assign id_2 = 1;
  wire id_5;
endmodule
