

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 17:25:29 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.78|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- P1      |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + P1.1   |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + P1.2   |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + P1.3   |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + P1.4   |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    183|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    160|
|Register         |        -|      -|     210|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     210|    343|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |        Memory       |           Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |random_priorities_U  |runQueue_random_priorities  |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |Total                |                            |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i8_fu_301_p2          |     +    |      0|  0|  32|          32|           1|
    |i_1_fu_335_p2         |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_324_p2         |     +    |      0|  0|  32|          32|           1|
    |ap_sig_bdd_74         |    and   |      0|  0|   1|           1|           1|
    |grp_fu_265_p2         |    and   |      0|  0|   1|           1|           1|
    |p_result_2_fu_330_p2  |    and   |      0|  0|   1|           1|           1|
    |p_result_3_fu_346_p2  |    and   |      0|  0|   1|           1|           1|
    |result_1_s_fu_317_p2  |    and   |      0|  0|   1|           1|           1|
    |grp_fu_255_p2         |   icmp   |      0|  0|  40|          32|          32|
    |tmp_3_fu_312_p2       |   icmp   |      0|  0|  40|          32|          32|
    |grp_fu_259_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 183|         166|          74|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |currentPriority_V           |   4|          4|    4|         16|
    |currentPriority_V_preg      |   4|          3|    4|         12|
    |i_1_reg2mem_reg_195         |  32|          2|   32|         64|
    |i_3_reg2mem_reg_208         |  32|          2|   32|         64|
    |i_reg2mem_reg_161           |  32|          2|   32|         64|
    |last_fu_80                  |   4|          2|    4|          8|
    |op2_assign_reg2mem_reg_184  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          5|    4|         20|
    |priorityOut_V_preg          |   4|          4|    4|         16|
    |tmp_6_reg2mem_reg_219       |   4|          2|    4|          8|
    |tmp_reg2mem_reg_172         |   4|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 160|         37|  160|        358|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |cmdOut_V_preg                    |   2|   0|    2|          0|
    |currentPriority_V_preg           |   4|   0|    4|          0|
    |empty_assign_fu_84               |   1|   0|    1|          0|
    |empty_assign_load_2_reg_435      |   1|   0|    1|          0|
    |empty_assign_load_reg_418        |   1|   0|    1|          0|
    |full_assign_fu_88                |   1|   0|    1|          0|
    |full_assign_load_1_reg_482       |   1|   0|    1|          0|
    |full_assign_load_3_reg_439       |   1|   0|    1|          0|
    |full_assign_load_4_reg_465       |   1|   0|    1|          0|
    |full_assign_load_reg_414         |   1|   0|    1|          0|
    |i_1_reg2mem_reg_195              |  32|   0|   32|          0|
    |i_1_reg_489                      |  32|   0|   32|          0|
    |i_3_reg2mem_reg_208              |  32|   0|   32|          0|
    |i_reg2mem_reg_161                |  32|   0|   32|          0|
    |j_reg_148                        |   1|   0|    1|          0|
    |last_1_reg_397                   |   4|   0|   32|         28|
    |last_fu_80                       |   4|   0|   32|         28|
    |last_load_reg_409                |   4|   0|   32|         28|
    |op2_assign_reg2mem_reg_184       |  32|   0|   32|          0|
    |p_result_3_reg2mem_0_ph_reg_231  |   1|   0|    1|          0|
    |p_result_3_reg_502               |   1|   0|    1|          0|
    |priorityOut_V_preg               |   4|   0|    4|          0|
    |result_1_s_reg_451               |   1|   0|    1|          0|
    |result_fu_76                     |   1|   0|    1|          0|
    |result_load_2_reg_469            |   1|   0|    1|          0|
    |result_load_reg_404              |   1|   0|    1|          0|
    |tmp_6_reg2mem_reg_219            |   4|   0|    4|          0|
    |tmp_reg2mem_reg_172              |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 210|   0|  294|         84|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      runQueue     | return value |
|ap_return          | out |    1| ap_ctrl_hs |      runQueue     | return value |
|priorityOut_V      | out |    4|   ap_none  |   priorityOut_V   |    pointer   |
|priorityIn_V       |  in |    4|   ap_none  |    priorityIn_V   |    scalar    |
|cmdOut_V           | out |    2|   ap_none  |      cmdOut_V     |    pointer   |
|empty              |  in |    1|   ap_none  |       empty       |    scalar    |
|full               |  in |    1|   ap_none  |        full       |    scalar    |
|currentPriority_V  | out |    4|   ap_none  | currentPriority_V |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!j & !full_assign_load)
	10  / (!j & full_assign_load & !empty_assign_load)
	16  / (!j & full_assign_load & empty_assign_load)
3 --> 
	3  / (!full_assign_load_2)
	4  / (full_assign_load_2 & !empty_assign_load_2)
	5  / (full_assign_load_2 & empty_assign_load_2)
4 --> 
	11  / true
5 --> 
	6  / (!full_assign_load_3)
	7  / (full_assign_load_3)
6 --> 
	12  / true
7 --> 
	8  / (!empty_assign_load_3)
	9  / (empty_assign_load_3)
8 --> 
	20  / true
9 --> 
	26  / true
10 --> 
	4  / true
11 --> 
	11  / (!empty_assign_load_4)
	12  / (empty_assign_load_4 & !full_assign_load_4)
	13  / (empty_assign_load_4 & full_assign_load_4)
12 --> 
	18  / true
13 --> 
	14  / (!empty_assign_load_5)
	15  / (empty_assign_load_5)
14 --> 
	20  / true
15 --> 
	26  / true
16 --> 
	17  / (!full_assign_load_1)
	22  / (full_assign_load_1)
17 --> 
	12  / true
18 --> 
	19  / (!full_assign_load_5)
	20  / (full_assign_load_5 & !empty_assign_load_6)
	21  / (full_assign_load_5 & empty_assign_load_6)
19 --> 
	18  / true
20 --> 
	24  / true
21 --> 
	26  / true
22 --> 
	23  / (!empty_assign_load_1)
	25  / (empty_assign_load_1)
23 --> 
	20  / true
24 --> 
	24  / (!empty_assign_load_7)
	26  / (empty_assign_load_7)
25 --> 
	26  / true
26 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: result [1/1] 0.00ns
:0  %result = alloca i1, align 1

ST_1: last [1/1] 0.00ns
:1  %last = alloca i32, align 4

ST_1: stg_29 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_1: stg_30 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_1: stg_31 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_1: stg_32 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_1: stg_33 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_1: stg_34 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

ST_1: stg_35 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !33

ST_1: stg_36 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: full_read [1/1] 0.00ns
:10  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_read [1/1] 0.00ns
:11  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_1: priorityIn_V_read [1/1] 0.00ns
:12  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_1: empty_assign [1/1] 0.00ns
:13  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:14  %full_assign = alloca i1, align 1

ST_1: stg_42 [1/1] 0.00ns
:15  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_1: stg_43 [1/1] 0.00ns
:16  store volatile i1 %full_read, i1* %full_assign, align 1

ST_1: stg_44 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_49 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: last_1 [1/1] 0.00ns
:25  %last_1 = zext i4 %priorityIn_V_read to i32

ST_1: stg_53 [1/1] 1.57ns
:26  store i32 0, i32* %last, align 4

ST_1: stg_54 [1/1] 1.41ns
:27  store i1 true, i1* %result, align 1

ST_1: stg_55 [1/1] 1.30ns
:28  br label %1


 <State 2>: 1.57ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i1 [ false, %0 ], [ true, %35 ]

ST_2: result_load [1/1] 0.00ns
:1  %result_load = load i1* %result, align 1

ST_2: last_load [1/1] 0.00ns
:2  %last_load = load i32* %last, align 4

ST_2: empty_2 [1/1] 0.00ns
:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_2: stg_60 [1/1] 0.00ns
:4  br i1 %j, label %36, label %2

ST_2: stg_61 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str4) nounwind

ST_2: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

ST_2: stg_63 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_2: full_assign_load [1/1] 0.00ns
:3  %full_assign_load = load volatile i1* %full_assign, align 1

ST_2: stg_65 [1/1] 0.00ns
:4  br i1 %full_assign_load, label %6, label %3

ST_2: stg_66 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_2: stg_67 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_2: stg_68 [1/1] 1.57ns
:2  br label %5

ST_2: stg_69 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: empty_assign_load [1/1] 0.00ns
:1  %empty_assign_load = load volatile i1* %empty_assign, align 1

ST_2: stg_71 [1/1] 0.00ns
:2  br i1 %empty_assign_load, label %13, label %9

ST_2: stg_72 [1/1] 0.00ns
:0  ret i1 %result_load


 <State 3>: 2.44ns
ST_3: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ 1, %3 ], [ %i8, %4 ]

ST_3: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ 0, %3 ], [ %tmp, %4 ]

ST_3: stg_75 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_76 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_3: stg_77 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: full_assign_load_2 [1/1] 0.00ns
:5  %full_assign_load_2 = load volatile i1* %full_assign, align 1

ST_3: i8 [1/1] 2.44ns
:6  %i8 = add nsw i32 %i_reg2mem, 1

ST_3: stg_80 [1/1] 0.00ns
:7  br i1 %full_assign_load_2, label %7, label %4

ST_3: stg_81 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_3: stg_83 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_3: stg_84 [1/1] 0.00ns
:3  br label %5

ST_3: stg_85 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_3: empty_assign_load_2 [1/1] 0.00ns
:1  %empty_assign_load_2 = load volatile i1* %empty_assign, align 1

ST_3: stg_87 [1/1] 0.00ns
:2  br i1 %empty_assign_load_2, label %14, label %10


 <State 4>: 1.57ns
ST_4: stg_88 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_4: stg_89 [1/1] 0.00ns
:1  br label %.preheader133

ST_4: stg_90 [1/1] 1.57ns
.preheader133:0  br label %11


 <State 5>: 0.00ns
ST_5: stg_91 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: full_assign_load_3 [1/1] 0.00ns
:1  %full_assign_load_3 = load volatile i1* %full_assign, align 1

ST_5: stg_93 [1/1] 0.00ns
:2  br i1 %full_assign_load_3, label %23, label %18


 <State 6>: 0.00ns
ST_6: stg_94 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_6: stg_95 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_6: stg_96 [1/1] 0.00ns
:2  br label %.preheader132


 <State 7>: 0.00ns
ST_7: stg_97 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_7: empty_assign_load_3 [1/1] 0.00ns
:1  %empty_assign_load_3 = load volatile i1* %empty_assign, align 1

ST_7: stg_99 [1/1] 0.00ns
:2  br i1 %empty_assign_load_3, label %34, label %28


 <State 8>: 6.78ns
ST_8: stg_100 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_8: ult2 [1/1] 2.52ns
:1  %ult2 = icmp ult i32 %last_1, %last_load

ST_8: rev2 [1/1] 1.37ns
:2  %rev2 = xor i1 %ult2, true

ST_8: p_result_1 [1/1] 1.37ns
:3  %p_result_1 = and i1 %rev2, %result_load

ST_8: stg_104 [1/1] 1.52ns
:4  br label %.preheader


 <State 9>: 0.00ns
ST_9: stg_105 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_9: stg_106 [1/1] 0.00ns
:1  br label %35


 <State 10>: 0.00ns
ST_10: stg_107 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_10: stg_108 [1/1] 0.00ns
:1  br label %.preheader133


 <State 11>: 5.30ns
ST_11: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %8 ], [ 0, %.preheader133 ]

ST_11: i_1_reg2mem [1/1] 0.00ns
:1  %i_1_reg2mem = phi i32 [ %i_s, %8 ], [ 1, %.preheader133 ]

ST_11: result_load_1 [1/1] 0.00ns
:2  %result_load_1 = load i1* %result, align 1

ST_11: stg_112 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: tmp_3 [1/1] 2.52ns
:4  %tmp_3 = icmp eq i32 %last_1, %op2_assign_reg2mem

ST_11: result_1_s [1/1] 1.37ns
:5  %result_1_s = and i1 %tmp_3, %result_load_1

ST_11: stg_115 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_11: empty_assign_load_4 [1/1] 0.00ns
:7  %empty_assign_load_4 = load volatile i1* %empty_assign, align 1

ST_11: i_s [1/1] 2.44ns
:8  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_11: stg_118 [1/1] 0.00ns
:9  br i1 %empty_assign_load_4, label %12, label %8

ST_11: stg_119 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_11: stg_120 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_11: stg_121 [1/1] 0.00ns
:2  br label %11

ST_11: stg_122 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_11: full_assign_load_4 [1/1] 0.00ns
:1  %full_assign_load_4 = load volatile i1* %full_assign, align 1

ST_11: stg_124 [1/1] 0.00ns
:2  br i1 %full_assign_load_4, label %21, label %16

ST_11: stg_125 [1/1] 1.41ns
:2  store i1 %result_1_s, i1* %result, align 1


 <State 12>: 1.57ns
ST_12: stg_126 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_12: stg_127 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_12: stg_128 [1/1] 0.00ns
:3  br label %.preheader132

ST_12: result_load_2 [1/1] 0.00ns
.preheader132:0  %result_load_2 = load i1* %result, align 1

ST_12: stg_130 [1/1] 1.57ns
.preheader132:1  br label %19


 <State 13>: 0.00ns
ST_13: stg_131 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_13: empty_assign_load_5 [1/1] 0.00ns
:1  %empty_assign_load_5 = load volatile i1* %empty_assign, align 1

ST_13: stg_133 [1/1] 0.00ns
:2  br i1 %empty_assign_load_5, label %32, label %26


 <State 14>: 6.78ns
ST_14: stg_134 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: ult3 [1/1] 2.52ns
:1  %ult3 = icmp ult i32 %last_1, %last_load

ST_14: rev3 [1/1] 1.37ns
:2  %rev3 = xor i1 %ult3, true

ST_14: p_result_2 [1/1] 1.37ns
:3  %p_result_2 = and i1 %rev3, %result_1_s

ST_14: stg_138 [1/1] 1.52ns
:4  br label %.preheader


 <State 15>: 1.41ns
ST_15: stg_139 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_15: stg_140 [1/1] 1.41ns
:1  store i1 %result_1_s, i1* %result, align 1

ST_15: stg_141 [1/1] 0.00ns
:2  br label %35


 <State 16>: 0.00ns
ST_16: stg_142 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: full_assign_load_1 [1/1] 0.00ns
:1  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_16: stg_144 [1/1] 0.00ns
:2  br i1 %full_assign_load_1, label %22, label %17


 <State 17>: 0.00ns
ST_17: stg_145 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_17: stg_146 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_17: stg_147 [1/1] 0.00ns
:2  br label %.preheader132


 <State 18>: 5.26ns
ST_18: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ %i_1, %15 ], [ 1, %.preheader132 ]

ST_18: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ %tmp_1, %15 ], [ 5, %.preheader132 ]

ST_18: stg_150 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_18: stg_151 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_18: full_assign_load_5 [1/1] 0.00ns
:4  %full_assign_load_5 = load volatile i1* %full_assign, align 1

ST_18: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_18: stg_154 [1/1] 0.00ns
:6  br i1 %full_assign_load_5, label %20, label %15

ST_18: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_18: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_18: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_18: stg_158 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_18: empty_assign_load_6 [1/1] 0.00ns
:1  %empty_assign_load_6 = load volatile i1* %empty_assign, align 1

ST_18: stg_160 [1/1] 0.00ns
:2  br i1 %empty_assign_load_6, label %31, label %25

ST_18: ult [1/1] 2.52ns
:1  %ult = icmp ult i32 %last_1, %last_load

ST_18: rev [1/1] 1.37ns
:2  %rev = xor i1 %ult, true

ST_18: p_result_3 [1/1] 1.37ns
:3  %p_result_3 = and i1 %rev, %result_load_2


 <State 19>: 2.39ns
ST_19: stg_164 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_19: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_19: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_19: stg_167 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_19: stg_168 [1/1] 0.00ns
:6  br label %19


 <State 20>: 1.52ns
ST_20: stg_169 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_20: stg_170 [1/1] 1.52ns
:4  br label %.preheader

ST_20: p_result_3_reg2mem_0_ph [1/1] 0.00ns
.preheader:0  %p_result_3_reg2mem_0_ph = phi i1 [ %p_result_1, %28 ], [ %p_result_s, %27 ], [ %p_result_2, %26 ], [ %p_result_3, %25 ]

ST_20: stg_172 [1/1] 0.00ns
.preheader:1  br label %29


 <State 21>: 0.00ns
ST_21: stg_173 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_21: stg_174 [1/1] 0.00ns
:1  br label %35


 <State 22>: 0.00ns
ST_22: stg_175 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_22: empty_assign_load_1 [1/1] 0.00ns
:1  %empty_assign_load_1 = load volatile i1* %empty_assign, align 1

ST_22: stg_177 [1/1] 0.00ns
:2  br i1 %empty_assign_load_1, label %33, label %27


 <State 23>: 6.78ns
ST_23: stg_178 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_23: ult1 [1/1] 2.52ns
:1  %ult1 = icmp ult i32 %last_1, %last_load

ST_23: rev1 [1/1] 1.37ns
:2  %rev1 = xor i1 %ult1, true

ST_23: p_result_s [1/1] 1.37ns
:3  %p_result_s = and i1 %rev1, %result_load

ST_23: stg_182 [1/1] 1.52ns
:4  br label %.preheader


 <State 24>: 1.57ns
ST_24: stg_183 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_24: stg_184 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_24: empty_assign_load_7 [1/1] 0.00ns
:2  %empty_assign_load_7 = load volatile i1* %empty_assign, align 1

ST_24: stg_186 [1/1] 0.00ns
:3  br i1 %empty_assign_load_7, label %30, label %24

ST_24: stg_187 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_24: stg_188 [1/1] 0.00ns
:1  br label %29

ST_24: stg_189 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_24: stg_190 [1/1] 1.57ns
:1  store i32 %last_1, i32* %last, align 4

ST_24: stg_191 [1/1] 1.41ns
:2  store i1 %p_result_3_reg2mem_0_ph, i1* %result, align 1

ST_24: stg_192 [1/1] 0.00ns
:3  br label %35


 <State 25>: 0.00ns
ST_25: stg_193 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_25: stg_194 [1/1] 0.00ns
:1  br label %35


 <State 26>: 0.00ns
ST_26: empty_3 [1/1] 0.00ns
:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_4)

ST_26: stg_196 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4870ea0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4870c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x48726b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4870f30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4871d50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4872070; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x4814070; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result                  (alloca           ) [ 011111111111111111111111111]
last                    (alloca           ) [ 011111111111111111111111111]
stg_29                  (specbitsmap      ) [ 000000000000000000000000000]
stg_30                  (specbitsmap      ) [ 000000000000000000000000000]
stg_31                  (specbitsmap      ) [ 000000000000000000000000000]
stg_32                  (specbitsmap      ) [ 000000000000000000000000000]
stg_33                  (specbitsmap      ) [ 000000000000000000000000000]
stg_34                  (specbitsmap      ) [ 000000000000000000000000000]
stg_35                  (specbitsmap      ) [ 000000000000000000000000000]
stg_36                  (spectopmodule    ) [ 000000000000000000000000000]
full_read               (read             ) [ 000000000000000000000000000]
empty_read              (read             ) [ 000000000000000000000000000]
priorityIn_V_read       (read             ) [ 001111111111111111111111111]
empty_assign            (alloca           ) [ 011111111111111111111111111]
full_assign             (alloca           ) [ 011111111111111111111111111]
stg_42                  (store            ) [ 000000000000000000000000000]
stg_43                  (store            ) [ 000000000000000000000000000]
stg_44                  (specwire         ) [ 000000000000000000000000000]
stg_45                  (specwire         ) [ 000000000000000000000000000]
stg_46                  (specwire         ) [ 000000000000000000000000000]
stg_47                  (specwire         ) [ 000000000000000000000000000]
stg_48                  (specwire         ) [ 000000000000000000000000000]
stg_49                  (specwire         ) [ 000000000000000000000000000]
stg_50                  (specwire         ) [ 000000000000000000000000000]
stg_51                  (specifcore       ) [ 000000000000000000000000000]
last_1                  (zext             ) [ 001111111111111111111111111]
stg_53                  (store            ) [ 000000000000000000000000000]
stg_54                  (store            ) [ 000000000000000000000000000]
stg_55                  (br               ) [ 011111111111111111111111111]
j                       (phi              ) [ 001111111111111111111111111]
result_load             (load             ) [ 000101011000000010000011000]
last_load               (load             ) [ 000111111011111011110011000]
empty_2                 (speclooptripcount) [ 000000000000000000000000000]
stg_60                  (br               ) [ 000000000000000000000000000]
stg_61                  (specloopname     ) [ 000000000000000000000000000]
tmp_4                   (specregionbegin  ) [ 000111111111111111111111111]
stg_63                  (specprotocol     ) [ 000000000000000000000000000]
full_assign_load        (load             ) [ 001111111111111111111111111]
stg_65                  (br               ) [ 000000000000000000000000000]
stg_66                  (write            ) [ 000000000000000000000000000]
stg_67                  (write            ) [ 000000000000000000000000000]
stg_68                  (br               ) [ 001111111111111111111111111]
stg_69                  (write            ) [ 000000000000000000000000000]
empty_assign_load       (load             ) [ 001111111111111111111111111]
stg_71                  (br               ) [ 000000000000000000000000000]
stg_72                  (ret              ) [ 000000000000000000000000000]
i_reg2mem               (phi              ) [ 000100000000000000000000000]
tmp_reg2mem             (phi              ) [ 000100000000000000000000000]
stg_75                  (wait             ) [ 000000000000000000000000000]
stg_76                  (write            ) [ 000000000000000000000000000]
stg_77                  (specifcore       ) [ 000000000000000000000000000]
full_assign_load_2      (load             ) [ 001111111111111111111111111]
i8                      (add              ) [ 001111111111111111111111111]
stg_80                  (br               ) [ 000000000000000000000000000]
stg_81                  (write            ) [ 000000000000000000000000000]
tmp                     (trunc            ) [ 001111111111111111111111111]
stg_83                  (write            ) [ 000000000000000000000000000]
stg_84                  (br               ) [ 001111111111111111111111111]
stg_85                  (write            ) [ 000000000000000000000000000]
empty_assign_load_2     (load             ) [ 001111111111111111111111111]
stg_87                  (br               ) [ 000000000000000000000000000]
stg_88                  (write            ) [ 000000000000000000000000000]
stg_89                  (br               ) [ 000000000000000000000000000]
stg_90                  (br               ) [ 001111111111111111111111111]
stg_91                  (write            ) [ 000000000000000000000000000]
full_assign_load_3      (load             ) [ 001111111111111111111111111]
stg_93                  (br               ) [ 000000000000000000000000000]
stg_94                  (write            ) [ 000000000000000000000000000]
stg_95                  (write            ) [ 000000000000000000000000000]
stg_96                  (br               ) [ 000000000000000000000000000]
stg_97                  (write            ) [ 000000000000000000000000000]
empty_assign_load_3     (load             ) [ 001111111111111111111111111]
stg_99                  (br               ) [ 000000000000000000000000000]
stg_100                 (write            ) [ 000000000000000000000000000]
ult2                    (icmp             ) [ 000000000000000000000000000]
rev2                    (xor              ) [ 000000000000000000000000000]
p_result_1              (and              ) [ 001111111111111111111111111]
stg_104                 (br               ) [ 001111111111111111111111111]
stg_105                 (write            ) [ 000000000000000000000000000]
stg_106                 (br               ) [ 000000000000000000000000000]
stg_107                 (write            ) [ 000000000000000000000000000]
stg_108                 (br               ) [ 000000000000000000000000000]
op2_assign_reg2mem      (phi              ) [ 000000000001000000000000000]
i_1_reg2mem             (phi              ) [ 001111111111111111111111111]
result_load_1           (load             ) [ 000000000000000000000000000]
stg_112                 (wait             ) [ 000000000000000000000000000]
tmp_3                   (icmp             ) [ 000000000000000000000000000]
result_1_s              (and              ) [ 000000000000011100000000000]
stg_115                 (write            ) [ 000000000000000000000000000]
empty_assign_load_4     (load             ) [ 001111111111111111111111111]
i_s                     (add              ) [ 001111111111111111111111111]
stg_118                 (br               ) [ 000000000000000000000000000]
stg_119                 (write            ) [ 000000000000000000000000000]
stg_120                 (store            ) [ 000000000000000000000000000]
stg_121                 (br               ) [ 001111111111111111111111111]
stg_122                 (write            ) [ 000000000000000000000000000]
full_assign_load_4      (load             ) [ 001111111111111111111111111]
stg_124                 (br               ) [ 000000000000000000000000000]
stg_125                 (store            ) [ 000000000000000000000000000]
stg_126                 (write            ) [ 000000000000000000000000000]
stg_127                 (write            ) [ 000000000000000000000000000]
stg_128                 (br               ) [ 000000000000000000000000000]
result_load_2           (load             ) [ 000000000000000000110000000]
stg_130                 (br               ) [ 001111111111111111111111111]
stg_131                 (write            ) [ 000000000000000000000000000]
empty_assign_load_5     (load             ) [ 001111111111111111111111111]
stg_133                 (br               ) [ 000000000000000000000000000]
stg_134                 (write            ) [ 000000000000000000000000000]
ult3                    (icmp             ) [ 000000000000000000000000000]
rev3                    (xor              ) [ 000000000000000000000000000]
p_result_2              (and              ) [ 001111111111111111111111111]
stg_138                 (br               ) [ 001111111111111111111111111]
stg_139                 (write            ) [ 000000000000000000000000000]
stg_140                 (store            ) [ 000000000000000000000000000]
stg_141                 (br               ) [ 000000000000000000000000000]
stg_142                 (write            ) [ 000000000000000000000000000]
full_assign_load_1      (load             ) [ 001111111111111111111111111]
stg_144                 (br               ) [ 000000000000000000000000000]
stg_145                 (write            ) [ 000000000000000000000000000]
stg_146                 (write            ) [ 000000000000000000000000000]
stg_147                 (br               ) [ 000000000000000000000000000]
i_3_reg2mem             (phi              ) [ 000000000000000000100000000]
tmp_6_reg2mem           (phi              ) [ 000000000000000000100000000]
stg_150                 (wait             ) [ 000000000000000000000000000]
stg_151                 (write            ) [ 000000000000000000000000000]
full_assign_load_5      (load             ) [ 001111111111111111111111111]
i_1                     (add              ) [ 001111111111111111111111111]
stg_154                 (br               ) [ 000000000000000000000000000]
tmp_s                   (sext             ) [ 000000000000000000000000000]
random_priorities_addr  (getelementptr    ) [ 000000000000000000010000000]
stg_158                 (write            ) [ 000000000000000000000000000]
empty_assign_load_6     (load             ) [ 001111111111111111111111111]
stg_160                 (br               ) [ 000000000000000000000000000]
ult                     (icmp             ) [ 000000000000000000000000000]
rev                     (xor              ) [ 000000000000000000000000000]
p_result_3              (and              ) [ 001111011111011110001111111]
stg_164                 (write            ) [ 000000000000000000000000000]
random_priorities_load  (load             ) [ 000000000000000000000000000]
tmp_1                   (trunc            ) [ 001111111111111111111111111]
stg_167                 (write            ) [ 000000000000000000000000000]
stg_168                 (br               ) [ 001111111111111111111111111]
stg_169                 (write            ) [ 000000000000000000000000000]
stg_170                 (br               ) [ 000000000000000000000000000]
p_result_3_reg2mem_0_ph (phi              ) [ 001111110111110111111110111]
stg_172                 (br               ) [ 000000000000000000000000000]
stg_173                 (write            ) [ 000000000000000000000000000]
stg_174                 (br               ) [ 000000000000000000000000000]
stg_175                 (write            ) [ 000000000000000000000000000]
empty_assign_load_1     (load             ) [ 001111111111111111111111111]
stg_177                 (br               ) [ 000000000000000000000000000]
stg_178                 (write            ) [ 000000000000000000000000000]
ult1                    (icmp             ) [ 000000000000000000000000000]
rev1                    (xor              ) [ 000000000000000000000000000]
p_result_s              (and              ) [ 001111111111111111111111111]
stg_182                 (br               ) [ 001111111111111111111111111]
stg_183                 (wait             ) [ 000000000000000000000000000]
stg_184                 (write            ) [ 000000000000000000000000000]
empty_assign_load_7     (load             ) [ 001111111111111111111111111]
stg_186                 (br               ) [ 000000000000000000000000000]
stg_187                 (write            ) [ 000000000000000000000000000]
stg_188                 (br               ) [ 000000000000000000000000000]
stg_189                 (write            ) [ 000000000000000000000000000]
stg_190                 (store            ) [ 000000000000000000000000000]
stg_191                 (store            ) [ 000000000000000000000000000]
stg_192                 (br               ) [ 000000000000000000000000000]
stg_193                 (write            ) [ 000000000000000000000000000]
stg_194                 (br               ) [ 000000000000000000000000000]
empty_3                 (specregionend    ) [ 000000000000000000000000000]
stg_196                 (br               ) [ 011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="random_priorities">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="result_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="last_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_assign_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="full_assign_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="full_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="priorityIn_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="2" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/2 stg_69/2 stg_81/3 stg_85/3 stg_88/4 stg_91/5 stg_94/6 stg_97/7 stg_100/8 stg_105/9 stg_107/10 stg_119/11 stg_122/11 stg_126/12 stg_131/13 stg_134/14 stg_139/15 stg_142/16 stg_145/17 stg_158/18 stg_164/19 stg_169/20 stg_173/21 stg_175/22 stg_178/23 stg_187/24 stg_189/24 stg_193/25 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/2 stg_83/3 stg_95/6 stg_127/12 stg_146/17 stg_167/19 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_76/3 stg_115/11 stg_151/18 stg_184/24 "/>
</bind>
</comp>

<comp id="136" class="1004" name="random_priorities_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/18 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/18 "/>
</bind>
</comp>

<comp id="148" class="1005" name="j_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="1" slack="1"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg2mem_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_reg2mem_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg2mem_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_reg2mem_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/3 "/>
</bind>
</comp>

<comp id="184" class="1005" name="op2_assign_reg2mem_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="op2_assign_reg2mem_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/11 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_1_reg2mem_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_1_reg2mem_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/11 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_3_reg2mem_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_3_reg2mem_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/18 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_6_reg2mem_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="1"/>
<pin id="221" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_6_reg2mem_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="4" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/18 "/>
</bind>
</comp>

<comp id="231" class="1005" name="p_result_3_reg2mem_0_ph_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3_reg2mem_0_ph (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_result_3_reg2mem_0_ph_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="3"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="1" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="1" slack="1"/>
<pin id="242" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="8" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_result_3_reg2mem_0_ph/20 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/2 result_load_1/11 result_load_2/12 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load/2 full_assign_load_2/3 full_assign_load_3/5 full_assign_load_4/11 full_assign_load_1/16 full_assign_load_5/18 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty_assign_load/2 empty_assign_load_2/3 empty_assign_load_3/7 empty_assign_load_4/11 empty_assign_load_5/13 empty_assign_load_6/18 empty_assign_load_1/22 empty_assign_load_7/24 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="4"/>
<pin id="257" dir="0" index="1" bw="32" slack="3"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult2/8 ult3/14 ult/18 ult1/23 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/8 rev3/14 rev/18 rev1/23 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="3"/>
<pin id="268" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_1/8 p_result_s/23 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="4"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_120/11 stg_125/11 stg_140/15 "/>
</bind>
</comp>

<comp id="274" class="1004" name="stg_42_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_42/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="stg_43_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_43/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="last_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stg_53_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="stg_54_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="last_load_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i8_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i8/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="4"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="result_1_s_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_result_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="2"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_2/14 "/>
</bind>
</comp>

<comp id="335" class="1004" name="i_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/18 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/18 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_result_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="1"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_3/18 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="9" slack="0"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="356" class="1004" name="stg_190_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="8"/>
<pin id="358" dir="0" index="1" bw="32" slack="8"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_190/24 "/>
</bind>
</comp>

<comp id="360" class="1004" name="stg_191_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="1" slack="8"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_191/24 "/>
</bind>
</comp>

<comp id="365" class="1005" name="result_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="373" class="1005" name="last_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="380" class="1005" name="priorityIn_V_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="4"/>
<pin id="382" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="priorityIn_V_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="empty_assign_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="391" class="1005" name="full_assign_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="397" class="1005" name="last_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="4"/>
<pin id="399" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="result_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="3"/>
<pin id="406" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="last_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="3"/>
<pin id="411" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="last_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="full_assign_load_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="empty_assign_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="4"/>
<pin id="420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_assign_load "/>
</bind>
</comp>

<comp id="425" class="1005" name="i8_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i8 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="435" class="1005" name="empty_assign_load_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="3"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_assign_load_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="full_assign_load_3_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="4"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="p_result_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2"/>
<pin id="448" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="result_1_s_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="2"/>
<pin id="453" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="460" class="1005" name="i_s_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="465" class="1005" name="full_assign_load_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="3"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_4 "/>
</bind>
</comp>

<comp id="469" class="1005" name="result_load_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_load_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="p_result_2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="full_assign_load_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="5"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="full_assign_load_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="494" class="1005" name="random_priorities_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_result_3_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_result_3 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="1"/>
<pin id="509" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="p_result_s_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="3"/>
<pin id="517" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="132"><net_src comp="58" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="135"><net_src comp="70" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="72" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="148" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="148" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="64" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="206"><net_src comp="195" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="127" pin=2"/></net>

<net id="244"><net_src comp="234" pin="8"/><net_sink comp="231" pin=0"/></net>

<net id="263"><net_src comp="255" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="278"><net_src comp="98" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="92" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="104" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="32" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="165" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="165" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="316"><net_src comp="188" pin="4"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="246" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="317" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="328"><net_src comp="200" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="259" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="212" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="212" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="350"><net_src comp="259" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="143" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="364"><net_src comp="231" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="76" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="80" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="383"><net_src comp="104" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="388"><net_src comp="84" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="394"><net_src comp="88" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="400"><net_src comp="284" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="407"><net_src comp="246" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="412"><net_src comp="298" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="417"><net_src comp="249" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="252" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="301" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="433"><net_src comp="307" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="438"><net_src comp="252" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="249" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="265" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="454"><net_src comp="317" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="463"><net_src comp="324" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="468"><net_src comp="249" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="246" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="480"><net_src comp="330" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="485"><net_src comp="249" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="335" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="497"><net_src comp="136" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="505"><net_src comp="346" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="510"><net_src comp="351" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="518"><net_src comp="265" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="234" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {2 3 6 12 17 19 }
	Port: cmdOut_V | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: currentPriority_V | {3 11 18 24 }
  - Chain level:
	State 1
		stg_42 : 1
		stg_43 : 1
		stg_53 : 1
		stg_54 : 1
	State 2
		stg_60 : 1
		stg_65 : 1
		stg_71 : 1
		stg_72 : 1
	State 3
		stg_76 : 1
		i8 : 1
		stg_80 : 1
		tmp : 1
		stg_83 : 2
		stg_87 : 1
	State 4
	State 5
		stg_93 : 1
	State 6
	State 7
		stg_99 : 1
	State 8
		rev2 : 1
		p_result_1 : 1
	State 9
	State 10
	State 11
		tmp_3 : 1
		result_1_s : 2
		i_s : 1
		stg_118 : 1
		stg_120 : 2
		stg_124 : 1
		stg_125 : 2
	State 12
	State 13
		stg_133 : 1
	State 14
		rev3 : 1
		p_result_2 : 1
	State 15
	State 16
		stg_144 : 1
	State 17
	State 18
		stg_151 : 1
		i_1 : 1
		stg_154 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
		stg_160 : 1
		rev : 1
		p_result_3 : 1
	State 19
		tmp_1 : 1
		stg_167 : 2
	State 20
		p_result_3_reg2mem_0_ph : 1
	State 21
	State 22
		stg_177 : 1
	State 23
		rev1 : 1
		p_result_s : 1
	State 24
		stg_186 : 1
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           i8_fu_301           |    0    |    32   |
|    add   |           i_s_fu_324          |    0    |    32   |
|          |           i_1_fu_335          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |           grp_fu_255          |    0    |    40   |
|          |          tmp_3_fu_312         |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_265          |    0    |    1    |
|    and   |       result_1_s_fu_317       |    0    |    1    |
|          |       p_result_2_fu_330       |    0    |    1    |
|          |       p_result_3_fu_346       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|    xor   |           grp_fu_259          |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |      full_read_read_fu_92     |    0    |    0    |
|   read   |     empty_read_read_fu_98     |    0    |    0    |
|          | priorityIn_V_read_read_fu_104 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_110       |    0    |    0    |
|   write  |        grp_write_fu_118       |    0    |    0    |
|          |        grp_write_fu_127       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         last_1_fu_284         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_307          |    0    |    0    |
|          |          tmp_1_fu_351         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |          tmp_s_fu_341         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   181   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  empty_assign_load_2_reg_435  |    1   |
|   empty_assign_load_reg_418   |    1   |
|      empty_assign_reg_385     |    1   |
|   full_assign_load_1_reg_482  |    1   |
|   full_assign_load_3_reg_439  |    1   |
|   full_assign_load_4_reg_465  |    1   |
|    full_assign_load_reg_414   |    1   |
|      full_assign_reg_391      |    1   |
|           i8_reg_425          |   32   |
|      i_1_reg2mem_reg_195      |   32   |
|          i_1_reg_489          |   32   |
|      i_3_reg2mem_reg_208      |   32   |
|       i_reg2mem_reg_161       |   32   |
|          i_s_reg_460          |   32   |
|           j_reg_148           |    1   |
|         last_1_reg_397        |   32   |
|       last_load_reg_409       |   32   |
|          last_reg_373         |   32   |
|   op2_assign_reg2mem_reg_184  |   32   |
|       p_result_1_reg_446      |    1   |
|       p_result_2_reg_477      |    1   |
|p_result_3_reg2mem_0_ph_reg_231|    1   |
|       p_result_3_reg_502      |    1   |
|       p_result_s_reg_515      |    1   |
|   priorityIn_V_read_reg_380   |    4   |
| random_priorities_addr_reg_494|    8   |
|       result_1_s_reg_451      |    1   |
|     result_load_2_reg_469     |    1   |
|      result_load_reg_404      |    1   |
|         result_reg_365        |    1   |
|         tmp_1_reg_507         |    4   |
|     tmp_6_reg2mem_reg_219     |    4   |
|      tmp_reg2mem_reg_172      |    4   |
|          tmp_reg_430          |    4   |
+-------------------------------+--------+
|             Total             |   366  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_110  |  p2  |   3  |   2  |    6   |
|   grp_write_fu_118  |  p2  |   4  |   4  |   16   ||    4    |
|   grp_write_fu_127  |  p2  |   3  |   4  |   12   ||    4    |
|  grp_access_fu_143  |  p0  |   2  |   8  |   16   ||    8    |
|      j_reg_148      |  p0  |   2  |   1  |    2   |
| i_1_reg2mem_reg_195 |  p0  |   2  |  32  |   64   ||    32   |
|   grp_store_fu_270  |  p0  |   2  |   1  |    2   ||    1    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   118  ||  9.907  ||    49   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   181  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   49   |
|  Register |    -   |    -   |   366  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    9   |   366  |   230  |
+-----------+--------+--------+--------+--------+
