{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 16:39:38 2008 " "Info: Processing started: Sat Nov 29 16:39:38 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off drawTile -c drawTile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off drawTile -c drawTile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] register counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] 339.56 MHz 2.945 ns Internal " "Info: Clock \"clock\" has Internal fmax of 339.56 MHz between source register \"counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]\" and destination register \"counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]\" (period= 2.945 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.731 ns + Longest register register " "Info: + Longest register to register delay is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 1 REG LCFF_X35_Y35_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 3; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.420 ns) 0.893 ns Mux0~193 2 COMB LCCOMB_X34_Y35_N18 1 " "Info: 2: + IC(0.473 ns) + CELL(0.420 ns) = 0.893 ns; Loc. = LCCOMB_X34_Y35_N18; Fanout = 1; COMB Node = 'Mux0~193'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.284 ns Mux0~194 3 COMB LCCOMB_X34_Y35_N0 3 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 1.284 ns; Loc. = LCCOMB_X34_Y35_N0; Fanout = 3; COMB Node = 'Mux0~194'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux0~193 Mux0~194 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.688 ns Mux0~195 4 COMB LCCOMB_X34_Y35_N14 9 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X34_Y35_N14; Fanout = 9; COMB Node = 'Mux0~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Mux0~194 Mux0~195 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.660 ns) 2.731 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] 5 REG LCFF_X35_Y35_N9 4 " "Info: 5: + IC(0.383 ns) + CELL(0.660 ns) = 2.731 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 4; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.380 ns ( 50.53 % ) " "Info: Total cell delay = 1.380 ns ( 50.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.351 ns ( 49.47 % ) " "Info: Total interconnect delay = 1.351 ns ( 49.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.473ns 0.241ns 0.254ns 0.383ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.671 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] 3 REG LCFF_X35_Y35_N9 4 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 4; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.671 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 3 REG LCFF_X35_Y35_N15 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 3; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.473ns 0.241ns 0.254ns 0.383ns } { 0.000ns 0.420ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] draw clock 0.661 ns register " "Info: tsu for register \"counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]\" (data pin = \"draw\", clock pin = \"clock\") is 0.661 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.368 ns + Longest pin register " "Info: + Longest pin to register delay is 3.368 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns draw 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'draw'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { draw } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.438 ns) 2.325 ns Mux0~195 2 COMB LCCOMB_X34_Y35_N14 9 " "Info: 2: + IC(0.908 ns) + CELL(0.438 ns) = 2.325 ns; Loc. = LCCOMB_X34_Y35_N14; Fanout = 9; COMB Node = 'Mux0~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { draw Mux0~195 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.660 ns) 3.368 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] 3 REG LCFF_X35_Y35_N9 4 " "Info: 3: + IC(0.383 ns) + CELL(0.660 ns) = 3.368 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 4; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.043 ns" { Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 61.67 % ) " "Info: Total cell delay = 2.077 ns ( 61.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.291 ns ( 38.33 % ) " "Info: Total interconnect delay = 1.291 ns ( 38.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { draw Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { draw draw~combout Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.908ns 0.383ns } { 0.000ns 0.979ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\] 3 REG LCFF_X35_Y35_N9 4 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N9; Fanout = 4; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { draw Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.368 ns" { draw draw~combout Mux0~195 counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.908ns 0.383ns } { 0.000ns 0.979ns 0.438ns 0.660ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[0] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock y_D\[0\] counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 8.230 ns register " "Info: tco from clock \"clock\" to destination pin \"y_D\[0\]\" through register \"counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]\" is 8.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.671 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 3 REG LCFF_X35_Y35_N15 3 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 3; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.309 ns + Longest register pin " "Info: + Longest register to pin delay is 5.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\] 1 REG LCFF_X35_Y35_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y35_N15; Fanout = 3; REG Node = 'counter4b:draw_countery\|lpm_counter:lpm_counter_component\|cntr_3oi:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_3oi.tdf" "" { Text "W:/quartus/project/drawTile/db/cntr_3oi.tdf" 62 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.420 ns) 0.893 ns Mux0~193 2 COMB LCCOMB_X34_Y35_N18 1 " "Info: 2: + IC(0.473 ns) + CELL(0.420 ns) = 0.893 ns; Loc. = LCCOMB_X34_Y35_N18; Fanout = 1; COMB Node = 'Mux0~193'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 1.284 ns Mux0~194 3 COMB LCCOMB_X34_Y35_N0 3 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 1.284 ns; Loc. = LCCOMB_X34_Y35_N0; Fanout = 3; COMB Node = 'Mux0~194'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Mux0~193 Mux0~194 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.688 ns Mux0~195 4 COMB LCCOMB_X34_Y35_N14 9 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X34_Y35_N14; Fanout = 9; COMB Node = 'Mux0~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Mux0~194 Mux0~195 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(2.808 ns) 5.309 ns y_D\[0\] 5 PIN PIN_F13 0 " "Info: 5: + IC(0.813 ns) + CELL(2.808 ns) = 5.309 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'y_D\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.621 ns" { Mux0~195 y_D[0] } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.528 ns ( 66.45 % ) " "Info: Total cell delay = 3.528 ns ( 66.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.781 ns ( 33.55 % ) " "Info: Total interconnect delay = 1.781 ns ( 33.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 y_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 y_D[0] } { 0.000ns 0.473ns 0.241ns 0.254ns 0.813ns } { 0.000ns 0.420ns 0.150ns 0.150ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { clock clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { clock clock~combout clock~clkctrl counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.309 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 y_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.309 ns" { counter4b:draw_countery|lpm_counter:lpm_counter_component|cntr_3oi:auto_generated|safe_q[3] Mux0~193 Mux0~194 Mux0~195 y_D[0] } { 0.000ns 0.473ns 0.241ns 0.254ns 0.813ns } { 0.000ns 0.420ns 0.150ns 0.150ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "draw y_D\[0\] 5.946 ns Longest " "Info: Longest tpd from source pin \"draw\" to destination pin \"y_D\[0\]\" is 5.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns draw 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'draw'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { draw } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.438 ns) 2.325 ns Mux0~195 2 COMB LCCOMB_X34_Y35_N14 9 " "Info: 2: + IC(0.908 ns) + CELL(0.438 ns) = 2.325 ns; Loc. = LCCOMB_X34_Y35_N14; Fanout = 9; COMB Node = 'Mux0~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { draw Mux0~195 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(2.808 ns) 5.946 ns y_D\[0\] 3 PIN PIN_F13 0 " "Info: 3: + IC(0.813 ns) + CELL(2.808 ns) = 5.946 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'y_D\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.621 ns" { Mux0~195 y_D[0] } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.225 ns ( 71.06 % ) " "Info: Total cell delay = 4.225 ns ( 71.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.721 ns ( 28.94 % ) " "Info: Total interconnect delay = 1.721 ns ( 28.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.946 ns" { draw Mux0~195 y_D[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.946 ns" { draw draw~combout Mux0~195 y_D[0] } { 0.000ns 0.000ns 0.908ns 0.813ns } { 0.000ns 0.979ns 0.438ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "y_Q\[0\]~reg0 draw clock -0.021 ns register " "Info: th for register \"y_Q\[0\]~reg0\" (data pin = \"draw\", clock pin = \"clock\") is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.669 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock clock~clkctrl } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns y_Q\[0\]~reg0 3 REG LCFF_X34_Y35_N17 7 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X34_Y35_N17; Fanout = 7; REG Node = 'y_Q\[0\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock~clkctrl y_Q[0]~reg0 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl y_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock clock~combout clock~clkctrl y_Q[0]~reg0 } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 45 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.956 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns draw 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'draw'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { draw } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.438 ns) 2.325 ns Mux0~195 2 COMB LCCOMB_X34_Y35_N14 9 " "Info: 2: + IC(0.908 ns) + CELL(0.438 ns) = 2.325 ns; Loc. = LCCOMB_X34_Y35_N14; Fanout = 9; COMB Node = 'Mux0~195'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { draw Mux0~195 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.275 ns) 2.872 ns Mux0~195_wirecell 3 COMB LCCOMB_X34_Y35_N16 1 " "Info: 3: + IC(0.272 ns) + CELL(0.275 ns) = 2.872 ns; Loc. = LCCOMB_X34_Y35_N16; Fanout = 1; COMB Node = 'Mux0~195_wirecell'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { Mux0~195 Mux0~195_wirecell } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.956 ns y_Q\[0\]~reg0 4 REG LCFF_X34_Y35_N17 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.956 ns; Loc. = LCFF_X34_Y35_N17; Fanout = 7; REG Node = 'y_Q\[0\]~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Mux0~195_wirecell y_Q[0]~reg0 } "NODE_NAME" } } { "drawTile.v" "" { Text "W:/quartus/project/drawTile/drawTile.v" 45 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 60.08 % ) " "Info: Total cell delay = 1.776 ns ( 60.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 39.92 % ) " "Info: Total interconnect delay = 1.180 ns ( 39.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { draw Mux0~195 Mux0~195_wirecell y_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { draw draw~combout Mux0~195 Mux0~195_wirecell y_Q[0]~reg0 } { 0.000ns 0.000ns 0.908ns 0.272ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock clock~clkctrl y_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock clock~combout clock~clkctrl y_Q[0]~reg0 } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { draw Mux0~195 Mux0~195_wirecell y_Q[0]~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { draw draw~combout Mux0~195 Mux0~195_wirecell y_Q[0]~reg0 } { 0.000ns 0.000ns 0.908ns 0.272ns 0.000ns } { 0.000ns 0.979ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 16:39:41 2008 " "Info: Processing ended: Sat Nov 29 16:39:41 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
