FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"PULSE_OUT";
3"DELAY_OUT";
4"VCC\G";
5"GND\G";
6"VCC\G";
7"UN$1$HCT123$I22$Q2";
8"UN$1$HCT123$I22$Q1";
9"VCC\G";
10"VCC\G";
11"GND\G";
12"GND\G";
13"GND\G";
14"UN$1$LEDL$I17$A";
15"GND\G";
16"UN$1$LEDL$I18$A";
17"PULSE_IN";
18"GND\G";
19"VCC\G";
20"VCC\G";
21"DELAY_IN";
22"LE";
23"UN$1$DS102350$I1$Q";
24"CLK";
25"DATA";
26"GND\G";
27"VCC\G";
28"GND\G";
29"GND\G";
30"UN$1$CSMD0805$I13$B";
31"UN$1$CSMD0805$I14$B";
32"GND\G";
33"VCC\G";
34"VCC\G";
%"DS102350"
"1","(-325,3000)","0","ttl","I1";
;
ROOM"GENERIC_DELAYS"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"ttl"
$LOCATION"U36"
CDS_LOCATION"U36"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"16"19;
"GND"
$PN"8"1;
"D/P2"
$PN"5"25;
"CLK/P1"
$PN"4"24;
"Q/P0"
$PN"3"23;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"IN"
$PN"1"17;
"PS"
$PN"14"27;
"MS"
$PN"11"12;
"OUT"
$PN"15"2;
"PWM"
$PN"9"0;
"LE* \B"
$PN"2"22;
%"INPORT"
"1","(-1750,1575)","0","standard","I10";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"OUTPORT"
"1","(900,1350)","0","standard","I11";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(825,3100)","0","standard","I12";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"CSMD0805"
"1","(1725,3975)","1","capacitors","I13";
;
ROOM"GENERIC_DELAYS"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
MAX_TEMP"CTMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
KNEE"CBMAX"
POSTOL"10%"
$LOCATION"C51"
CDS_LOCATION"C51"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"30;
"A<0>"
$PN"1"32;
%"CSMD0805"
"1","(1450,3975)","1","capacitors","I14";
;
ROOM"GENERIC_DELAYS"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"0.1UF"
PART_NAME"CSMD0805"
POSTOL"10%"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
NEEDS_NO_SIZE"TRUE"
TOL"5%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$LOCATION"C49"
CDS_LOCATION"C49"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"31;
"A<0>"
$PN"1"11;
%"RSMD0805"
"1","(1075,4375)","0","resistors","I15";
;
ROOM"GENERIC_DELAYS"
VALUE"10K"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R38"
CDS_LOCATION"R38"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"30;
%"RSMD0805"
"1","(1075,4175)","0","resistors","I16";
;
ROOM"GENERIC_DELAYS"
VALUE"10K"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805"
$LOCATION"R39"
CDS_LOCATION"R39"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"34;
"B<0>"
$PN"2"31;
%"LED_L"
"1","(2425,3575)","5","misc","I17";
;
ROOM"GENERIC_DELAYS"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc"
$LOCATION"D5"
CDS_LOCATION"D5"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"14;
"B\NAC"
$PN"1"13;
%"LED_L"
"1","(2425,3375)","5","misc","I18";
;
ROOM"GENERIC_DELAYS"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"misc"
$LOCATION"D6"
CDS_LOCATION"D6"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"16;
"B\NAC"
$PN"1"15;
%"RSMD0805"
"1","(2125,3575)","0","resistors","I19";
;
ROOM"GENERIC_DELAYS"
VALUE"100"
CDS_LIB"resistors"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VOLTAGE"25V"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
SLOPE"RSMAX"
PACKTYPE"0805"
POSTOL"5%"
$LOCATION"R41"
CDS_LOCATION"R41"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"8;
"B<0>"
$PN"2"14;
%"CSMD0603"
"1","(-250,3750)","0","capacitors","I2";
;
ROOM"GENERIC_DELAYS"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
CDS_LIB"capacitors"
TOL"10%"
$LOCATION"C47"
CDS_LOCATION"C47"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"1;
%"RSMD0805"
"1","(2075,3375)","0","resistors","I20";
;
ROOM"GENERIC_DELAYS"
VALUE"100"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
$LOCATION"R40"
CDS_LOCATION"R40"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"7;
"B<0>"
$PN"2"16;
%"CSMD0603"
"1","(1675,2875)","1","capacitors","I21";
;
ROOM"GENERIC_DELAYS"
VOLTAGE"25V"
PACKTYPE"0603"
VALUE"1.0UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
NEGTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
$LOCATION"C50"
CDS_LOCATION"C50"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"5;
"A<0>"
$PN"1"6;
%"HCT123"
"1","(1575,3375)","0","misc","I22";
;
ROOM"GENERIC_DELAYS"
PULSE_WIDTH"10000"
VLOG_PARAM1"pulse_width:integer"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"misc"
$LOCATION"U38"
CDS_LOCATION"U38"
$SEC"1"
CDS_SEC"1";
"GND"
$PN"8"5;
"VCC"
$PN"16"6;
"IN_B2"
$PN"10"2;
"IN_B1"
$PN"2"3;
"IN_A2* \B"
$PN"9"28;
"IN_A1* \B"
$PN"1"29;
"REXT/CEXT2"
$PN"7"30;
"REXT/CEXT1"
$PN"15"31;
"CEXT2"
$PN"6"32;
"CEXT1"
$PN"14"11;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"5"7;
"Q1"
$PN"13"8;
"RD2* \B"
$PN"11"9;
"RD1* \B"
$PN"3"10;
%"DS102350"
"1","(-250,1250)","0","ttl","I3";
;
ROOM"GENERIC_DELAYS"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
CDS_LIB"ttl"
$LOCATION"U37"
CDS_LOCATION"U37"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"16"4;
"GND"
$PN"8"18;
"D/P2"
$PN"5"23;
"CLK/P1"
$PN"4"24;
"Q/P0"
$PN"3"0;
"P7"
$PN"13"0;
"P6"
$PN"12"0;
"P5"
$PN"10"0;
"P4"
$PN"7"0;
"P3"
$PN"6"0;
"IN"
$PN"1"21;
"PS"
$PN"14"20;
"MS"
$PN"11"26;
"OUT"
$PN"15"3;
"PWM"
$PN"9"0;
"LE* \B"
$PN"2"22;
%"CSMD0603"
"1","(-175,2000)","0","capacitors","I4";
;
ROOM"GENERIC_DELAYS"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
POSTOL"10%"
$LOCATION"C48"
CDS_LOCATION"C48"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"18;
%"INPORT"
"1","(-2350,2150)","0","standard","I5";
;
ROOM"GENERIC_DELAYS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-2350,1925)","0","standard","I7";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(-1375,2925)","0","standard","I8";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"INPORT"
"1","(-1400,3325)","0","standard","I9";
;
ROOM"GENERIC_DELAYS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
END.
