# Zero â€“ Constant Output 0

This problem requires building a circuit with no inputs and one output that constantly outputs logic 0.

You may use either Verilog-2001 ANSI-style or Verilog-1995 syntax for port declaration. Both are acceptable and equivalent.

---

## Problem Statement
Build a circuit with no inputs and one output that outputs a constant 0.  
ðŸ”— [View Problem](https://hdlbits.01xz.net/wiki/Zero)

---

## Solution
ðŸ“„ [View Solution Code](https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/1.%20Getting%20Started/1.2%20Zero/Zero.v)
