
---------- Begin Simulation Statistics ----------
final_tick                                44571250625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 264159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663960                       # Number of bytes of host memory used
host_op_rate                                   308185                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   378.56                       # Real time elapsed on the host
host_tick_rate                              117738755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116666626                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044571                       # Number of seconds simulated
sim_ticks                                 44571250625                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 402851022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                100341303                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     116666626                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.713140                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.713140                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           25429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  564                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16716413                       # Number of branches executed
system.cpu.iew.exec_nop                            46                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.648470                       # Inst execution rate
system.cpu.iew.exec_refs                     33945522                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16732913                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   17264                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16733880                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16733699                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           117133616                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              17212609                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17556                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             117559023                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    27                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8748                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    29                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          547                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             17                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  89714270                       # num instructions consuming a value
system.cpu.iew.wb_count                     117046484                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.766712                       # average fanout of values written-back
system.cpu.iew.wb_producers                  68785047                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.641283                       # insts written-back per cycle
system.cpu.iew.wb_sent                      117071325                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                151005068                       # number of integer regfile reads
system.cpu.int_regfile_writes                66906510                       # number of integer regfile writes
system.cpu.ipc                               1.402249                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.402249                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83622255     71.12%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             35      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             17220949     14.65%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16733228     14.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              117576582                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    20340277                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.172996                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                19931909     97.99%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                1      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 407172      2.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1194      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              137916859                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          326782801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    117046484                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         117600527                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  117133451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 117576582                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          466926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               790                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       380647                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      71288573                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.649305                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.339532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22240217     31.20%     31.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            13302189     18.66%     49.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3783529      5.31%     55.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31143218     43.69%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              819419      1.15%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        71288573                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.648717                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               123                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3864                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16733880                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16733699                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               301298705                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                         71314002                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      256                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     185                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1025391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2067532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1041260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           18                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2083395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             18                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                16751840                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16750495                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               759                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16748662                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16748200                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.997242                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     397                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              87                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               80                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          201942                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               517                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     71262798                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.637132                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.966631                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        22725209     31.89%     31.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        31788941     44.61%     76.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1333      0.00%     76.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          170565      0.24%     76.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1051948      1.48%     78.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        13237906     18.58%     96.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2042614      2.87%     99.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          243925      0.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             357      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     71262798                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000013                       # Number of instructions committed
system.cpu.commit.opsCommitted              116666639                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    33333739                       # Number of memory references committed
system.cpu.commit.loads                      16666765                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.branches                   16666878                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    99999941                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   172                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     83332775     71.43%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     16666765     14.29%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     16666974     14.29%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    116666639                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           357                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     27059103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27059103                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27059115                       # number of overall hits
system.cpu.dcache.overall_hits::total        27059115                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6332879                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6332879                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6332891                       # number of overall misses
system.cpu.dcache.overall_misses::total       6332891                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 160676273125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 160676273125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 160676273125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 160676273125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33391982                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33391982                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33392006                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33392006                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25371.757952                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25371.757952                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25371.709875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25371.709875                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     22308982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81493                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   273.753353                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041229                       # number of writebacks
system.cpu.dcache.writebacks::total           1041229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5291150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5291150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5291150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5291150                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041737                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041737                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24636845625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24636845625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24637477500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24637477500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031197                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031197                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031197                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23649.956587                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23649.956587                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23650.381526                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23650.381526                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16724914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16724914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14793125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14793125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16725100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16725100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 79532.930108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 79532.930108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8722500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 86361.386139                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86361.386139                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10334189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10334189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6332693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6332693                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 160661480000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 160661480000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.379957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.379957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25370.167163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25370.167163                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5291065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5291065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  24628123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24628123125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 23643.875861                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23643.875861                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       631875                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       631875                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78984.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78984.375000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       387500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       387500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           42                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.119048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.119048                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       311875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       311875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77968.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77968.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.696382                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            28100929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.974967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173125                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.696382                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999407                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134610077                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134610077                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   277099                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              21846459                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  48806753                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                349514                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   8748                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16739697                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   252                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              117193900                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 36315                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles               9206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      100509691                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16751840                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16748604                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      71269640                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   17980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  306                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles          431                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  33501527                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           71288573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.644875                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.326296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21034851     29.51%     29.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 16749260     23.50%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     1820      0.00%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 33502642     47.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             71288573                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.234903                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.409396                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     33501021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33501021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33501021                       # number of overall hits
system.cpu.icache.overall_hits::total        33501021                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          502                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            502                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          502                       # number of overall misses
system.cpu.icache.overall_misses::total           502                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34762490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34762490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34762490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34762490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33501523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33501523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33501523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33501523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69247.988048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69247.988048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69247.988048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69247.988048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         8304                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               104                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           31                       # number of writebacks
system.cpu.icache.writebacks::total                31                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29420617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29420617                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29420617                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29420617                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74671.616751                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74671.616751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74671.616751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74671.616751                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33501021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33501021                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          502                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           502                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34762490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34762490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33501523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33501523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69247.988048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69247.988048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29420617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29420617                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74671.616751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74671.616751                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           342.753584                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33501415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          85028.972081                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.753584                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669441                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         134006486                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        134006486                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          49                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   67113                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  31                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  66722                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  81440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  44571250625                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   8748                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   466016                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                21274069                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3665                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  48967335                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                568740                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              117158787                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                  9463                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                566678                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 242604                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           167370550                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   535582787                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                150630310                       # Number of integer rename lookups
system.cpu.rename.vecLookups                      313                       # Number of vector rename lookups
system.cpu.rename.committedMaps             166663159                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   707358                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      83                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  79                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    490894                       # count of insts added to the skid buffer
system.cpu.rob.reads                        188024318                       # The number of ROB reads
system.cpu.rob.writes                       233762959                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  116666626                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960055                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960059                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              960055                       # number of overall hits
system.l2.overall_hits::total                  960059                       # number of overall hits
system.l2.demand_misses::.cpu.inst                390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              81686                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82076                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               390                       # number of overall misses
system.l2.overall_misses::.cpu.data             81686                       # number of overall misses
system.l2.overall_misses::total                 82076                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28885625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14882662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14911548125                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28885625                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14882662500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14911548125                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1041741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1042135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1041741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1042135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.989848                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.078413                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078758                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989848                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.078413                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078758                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74065.705128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 182193.552139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 181679.761745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74065.705128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 182193.552139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 181679.761745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    960076                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1025266                       # number of writebacks
system.l2.writebacks::total                   1025266                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data           65249                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               65251                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data          65249                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              65251                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16437                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16825                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16437                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1025347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1042172                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1920509500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1946258000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1920509500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 216149539856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 218095797856                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.015778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.015778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000036                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66362.113402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 116840.633936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115676.552749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66362.113402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 116840.633936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 210806.234237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 209270.444664                       # average overall mshr miss latency
system.l2.replacements                        1025378                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1041147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1041147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1041147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1041147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           95                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               95                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           95                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           95                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1025347                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1025347                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 216149539856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 216149539856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 210806.234237                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 210806.234237                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            960055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                960055                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           81573                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               81573                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14873211250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14873211250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1041628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.078313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.078313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 182330.075515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 182330.075515                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data        65247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65247                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1912055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1912055000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.015674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.015674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117117.175058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117117.175058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28885625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28885625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989848                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74065.705128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74065.705128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25748500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25748500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66362.113402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66362.113402                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9451250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9451250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83639.380531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83639.380531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8454500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8454500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.982301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.982301                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76166.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76166.666667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                 7746776                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             7746776                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                585872                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15808.956795                       # Cycle average of tags in use
system.l2.tags.total_refs                     3026623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2001352                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.512289                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2542000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   14790.942272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1018.014523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.902767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.062135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1045                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         14870                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          693                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          238                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9567                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.063782                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.907593                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18668368                       # Number of tag accesses
system.l2.tags.data_accesses                 18668368                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1025266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     16437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1025330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124830000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64076                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64076                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2344544                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             974463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1025266                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042155                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1025266                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       5.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1025266                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  398773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   82944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   81786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   81603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   80629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   80409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   80253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   78721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   77034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  56721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  73494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  78610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        64076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.264233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.640083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.116837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64075    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64076                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64076                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.035331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64060     99.98%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64076                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                66697920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65617024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1496.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1472.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   44571219381                       # Total gap between requests
system.mem_ctrls.avgGap                      21558.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1051968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     65620864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     65615872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 557130.429408945958                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 23601940.381945472211                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1472268852.227208375931                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1472156851.780059099197                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          388                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        16437                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher      1025330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1025266                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10643125                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1266045286                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher 183544093540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1175723078353                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27430.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     77024.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher    179009.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1146749.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1051968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     65620608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      66697408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     65617024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     65617024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        16437                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher      1025322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1042147                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1025266                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1025266                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       557130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     23601940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1472263109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1496422179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       557130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       557130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1472182698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1472182698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1472182698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       557130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     23601940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1472263109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2968604877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1042151                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1025248                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        65240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        65202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        65160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        65152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        65152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        65159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        65179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        65109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        65039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        65094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        65062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        65076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        65047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        65098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        65211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        65171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        64128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        64128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        64128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        64127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        64126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        64126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        64122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        64019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        64000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        64035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        64011                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        64029                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        64007                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        64005                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        64129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        64128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            165280450701                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5210755000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       184820781951                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               158595.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          177345.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              959147                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             565787                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.04                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           55.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       542463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   243.911965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   153.502190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   275.116877                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       211818     39.05%     39.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       169881     31.32%     70.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        60223     11.10%     81.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21682      4.00%     85.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13854      2.55%     88.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11612      2.14%     90.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         9241      1.70%     91.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11502      2.12%     93.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        32650      6.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       542463                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              66697664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           65615872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1496.427923                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1472.156852                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   23.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1938595680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1030376655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3722431860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2677358880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3518199360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14608812150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4813202880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32308977465                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   724.883799                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  11673157814                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1488240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31409852811                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1934604420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1028266635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3718497720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2674435680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3518199360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14596320030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4823722560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32294046405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   724.548806                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  11700081427                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1488240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31382929198                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1025821                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1025266                       # Transaction distribution
system.membus.trans_dist::CleanEvict              111                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16326                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16326                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1025829                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3109679                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3109679                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    132314432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               132314432                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1042155                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6688589942                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5347267307                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               507                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2066413                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             112                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1413056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           394                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          819                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3124711                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3125530                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    133310080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              133337280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2438434                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65617024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3480569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003216                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3480533    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3480569                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44571250625                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2603696875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            739998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1953265623                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
