INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/lab2/lab2_3/lab2_3.srcs/sim_1/new/DT_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DT_tst
