<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpu_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpu_testbench" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="120000001fs"></ZoomEndTime>
      <Cursor1Time time="24938000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="175"></NameColumnWidth>
      <ValueColumnWidth column_width="134"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="14" />
   <wvobject type="logic" fp_name="/cpu_testbench/clock">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/cpu_testbench/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/PC_out">
      <obj_property name="ElementShortName">PC_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">PC_out[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/R">
      <obj_property name="ElementShortName">R[5:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">R[5:0][15:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/instruction">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/mem/mem">
      <obj_property name="ElementShortName">mem[4095:0][15:0]</obj_property>
      <obj_property name="ObjectShortName">mem[4095:0][15:0]</obj_property>
      <obj_property name="Reversed">false</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rm">
      <obj_property name="ElementShortName">Rm[6:0]</obj_property>
      <obj_property name="ObjectShortName">Rm[6:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rn">
      <obj_property name="ElementShortName">Rn[6:0]</obj_property>
      <obj_property name="ObjectShortName">Rn[6:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rn_out">
      <obj_property name="ElementShortName">Rn_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rn_out[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rm_out">
      <obj_property name="ElementShortName">Rm_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rm_out[15:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/cpu_testbench/cpu/controller/Rn_write">
      <obj_property name="ElementShortName">Rn_write</obj_property>
      <obj_property name="ObjectShortName">Rn_write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/cpu_testbench/cpu/controller/Rm_write">
      <obj_property name="ElementShortName">Rm_write</obj_property>
      <obj_property name="ObjectShortName">Rm_write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rn_in">
      <obj_property name="ElementShortName">Rn_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rn_in[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/cpu_testbench/cpu/controller/Rm_in">
      <obj_property name="ElementShortName">Rm_in[15:0]</obj_property>
      <obj_property name="ObjectShortName">Rm_in[15:0]</obj_property>
   </wvobject>
</wave_config>
