# Fabrication Process Traveler
## Wavelength-Division Ternary Optical Computer

### Chip Information
- **Project:** 81-Trit Optical ALU
- **Substrate:** X-cut LiNbO3 (Lithium Niobate)
- **Chip Size:** ~10mm x 10mm
- **Feature Size:** 500nm (waveguide width)
- **Alignment Tolerance:** 0.5-2.0 um

---

## Process Flow

### Step 1: Waveguide Definition
| Parameter | Value |
|-----------|-------|
| **Mask** | WAVEGUIDE.gds |
| **Layer** | (1, 0) |
| **Process** | RIE etch |
| **Etch Depth** | 400 nm |
| **Resist** | ZEP520A (positive) |
| **Pattern** | E-beam lithography |
| **QC Check** | SEM cross-section, sidewall angle 85-90° |

### Step 2: PPLN Electrode Patterning
| Parameter | Value |
|-----------|-------|
| **Mask** | CHI2_POLING.gds |
| **Layers** | (2, 0), (4, 0) |
| **Process** | Liftoff + high-voltage poling |
| **Electrode** | 200nm Cr/Au |
| **Poling Voltage** | 21 kV/mm |
| **Period** | 5.0-13.3 um (SFG, 6 triplets), 10-12 um (DFG) |
| **QC Check** | SHG efficiency test |

### Step 3: Heater Metal Deposition
| Parameter | Value |
|-----------|-------|
| **Mask** | METAL1_HEATER.gds |
| **Layer** | (10, 0) |
| **Process** | Liftoff |
| **Material** | 100nm TiN |
| **Resist** | PMMA (bilayer) |
| **QC Check** | Sheet resistance 50-100 Ω/□ |

### Step 4: Ion Implantation (Log Converter)
| Parameter | Value |
|-----------|-------|
| **Mask** | DOPING_SA.gds |
| **Layer** | (13, 0) |
| **Process** | Er/Yb ion implant |
| **Er Dose** | 1e15 cm⁻² |
| **Yb Dose** | 5e14 cm⁻² |
| **Energy** | 200 keV |
| **QC Check** | PL spectrum, absorption at 1.55um |

### Step 5: Ion Implantation (Gain Medium)
| Parameter | Value |
|-----------|-------|
| **Mask** | DOPING_GAIN.gds |
| **Layer** | (14, 0) |
| **Process** | Er/Yb ion implant |
| **Er Dose** | 2e15 cm⁻² |
| **Yb Dose** | 1e15 cm⁻² |
| **Energy** | 200 keV |
| **QC Check** | PL spectrum, gain at 1.55um with 980nm pump |

### Step 6: Bond Pad Metallization
| Parameter | Value |
|-----------|-------|
| **Mask** | METAL2_PAD.gds |
| **Layer** | (12, 0) |
| **Process** | Liftoff |
| **Material** | 20nm Ti / 500nm Au |
| **Pad Size** | 100 x 100 um |
| **QC Check** | Wire bond pull test >5g |

### Step 7: Anneal
| Parameter | Value |
|-----------|-------|
| **Process** | RTA anneal |
| **Temperature** | 600°C |
| **Duration** | 30 minutes |
| **Atmosphere** | O₂ |
| **Purpose** | Activate implanted dopants |

---

## Alignment Mark Specifications

- **Location:** All four chip corners
- **Mark Type:** Cross alignment marks
- **Size:** 100 um
- **Tolerance:** ±0.5 um between layers

---

## Quality Control Checkpoints

| Step | Measurement | Acceptance Criteria |
|------|-------------|---------------------|
| After Step 1 | Waveguide width | 500 ± 20 nm |
| After Step 1 | Etch depth | 400 ± 10 nm |
| After Step 2 | Poling period | Target ± 50 nm |
| After Step 3 | Heater resistance | 50-100 Ω/□ |
| After Step 4 | SA absorption | >3 dB at 1.55um |
| After Step 5 | Gain | >10 dB at 1.55um |
| Final | Insertion loss | <3 dB/cm |

---

## Mask Files

| Mask Name | File Path | Process Step |
|-----------|-----------|-------------|
| WAVEGUIDE | `WAVEGUIDE.gds` | RIE etch 400nm LiNbO3 |
| METAL1_HEATER | `METAL1_HEATER.gds` | Liftoff 100nm TiN |
| METAL2_PAD | `METAL2_PAD.gds` | Liftoff 500nm Au |
| CHI2_POLING | `CHI2_POLING.gds` | PPLN electrode patterning + high-voltage poling |
| DOPING_SA | `DOPING_SA.gds` | Er/Yb ion implant (log converter) |
| DOPING_GAIN | `DOPING_GAIN.gds` | Er/Yb ion implant (exp converter / SOA) |

---

## Notes

1. **Alignment:** Use WAVEGUIDE layer as reference for all subsequent layers.
   Layer-to-layer alignment should be <1 um for optimal device performance.

2. **PPLN Poling:** Poling should be done at room temperature with careful
   voltage ramping to prevent cracking. Monitor current during poling.

3. **Doping:** Er/Yb co-doping provides efficient pump absorption (Yb)
   and emission at telecom wavelengths (Er). Anneal is critical for
   optical activation.

4. **Testing:** After fabrication, test devices should be characterized for:
   - Waveguide propagation loss
   - SFG/DFG conversion efficiency
   - Heater response time
   - Saturable absorber saturation intensity
   - Amplifier gain and recovery time

---

*Generated by mask_layer_generator.py*
*Wavelength-Division Ternary Optical Computer Project*
