OPT_DESIGN_PATH=D:/RTL_FPGA/VHDL/erros_2/sim_erro_7/work/@_opt
