// Seed: 1613306041
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  logic id_1, id_2;
  assign id_0 = 1 ? id_2 : id_0 <= 1 ? id_2 : 1;
  logic id_3;
endmodule
