
/*--------------------------------------------------------------------------*
 *                       M O D U L E   H E A D E R
 *
 * filename - ph_b_par.h
 *
 * $Revision$
 *
 * $Date$
 *
 *  Header implementing the parameters interface of the PHYSICAL layer of
 *  the OMNITEL_BRICKS packages with an SIEMENS HSCX LLD.
 *
 *-------------------------------------------------------------------------*/

/*[]---------------------------------------------------[]*/
/*|                                                     |*/
/*|    OMNITEL-BRICKS                                   |*/
/*|    Siemens HSCX for B-channels Driver               |*/
/*|                                                     |*/
/*|    Copyright (c) 1989-1997 by OMNITEL SA            |*/
/*|    All Rights Reserved.                             |*/
/*|                                                     |*/
/*[]---------------------------------------------------[]*/

#ifndef PH_B_PAR
#define PH_B_PAR

					/* COMPILE TIME PARAMETERS */

#define PH_B_TX_WATCHDOG_TIMER  	OFF     /* TX software watch dog timer : ON or OFF if OFF possible hardware WD */

					/* HSCX FIFO management */

#define PH_B_FIFO_MOVE         	 	OFF     /* FIFO read or write using move string function : ON or OFF */
#define PH_B_FIFO_SIZE          	32      /* FIFO size */

#if ASSERT == ON
#   define PH_B_AUDIT           	OFF     /* PH B BRI audit facility */
#else
#   define PH_B_AUDIT           	OFF     /* PH B BRI audit facility */
#endif

#define PH_B_V14					OFF		/* V14 facility */

#define PH_B_V110					OFF		/* V110 facility */

#define PH_B_FC						OFF		/* PH flow control (PH relay only) : ON or OFF */

#define PH_B_STREAM					ON		/* streaming mode : ON or OFF */

#define PH_B_SUPERVISION			OFF		/* Supervision : ON or OFF */

/*-------------------------------------------------------------------------*/

#define PH_B_CONFIG_MX_NA       	4           /* Number of NA in the configuration message */

					/* CHANI MAX VALUE */

#define PH_PRI_MX_CHANI         	32      /* Max PRI channel Id 0 to 31 */
#define PH_BRI_MX_CHANI         	2       /* Max BRI channel */

/*-------------------------------------------------------------------------*/

				/* DATA BLOCK in streaming mode : implicit values */

#define PH_B_STREAM_BLOCK_NB		4 			/* number of block */
#define PH_B_STREAM_BLOCK_SIZE		128+6		/* size of the block */

				/* Waiting loop max value */

#define PH_B_CMD_LOOP_MAX          	0x0000ffffL	/* Watch dog timer (number of loop)
												   for waiting to execute a new command */

/*-------------------------------------------------------------------------*/

						/* REPORTING (LED's) */

#define Ph_b_tx_report_start_tx(chani)
#define Ph_b_tx_report_end_tx(chani)
#define Ph_b_rx_report_start_rx(chani)
#define Ph_b_rx_report_end_rx(chani,size)

/*-------------------------------------------------------------------------*/

					/* INTEL 80X86 and HSCX parameters */

#ifndef PH_MEMORY_MAPPED_IO
#	define PH_MEMORY_MAPPED_IO		ON			/* Inport outport IO */
#endif

#define IT_CONTROLLER           	ITC_8259	/* Interrupt Controller : ITC_8259, ITC_80186, ITC_68302, ITC_68901, ITC_PRIVATE */
#define ITC_BASE_ADD            	0xff00		/* (for ITC_80186 and ITC_68901 only) It controller registers base address */

		/* These macros manage mask an interrupt level */

#define It_disable_hscx(mask_value) It_mask (p_peitab -> it_mask, mask_value)
#define It_enable_hscx(mask_value)  It_ldmask (mask_value)

/*-------------------------------------------------------------------------*/

#endif

/*EOF*/

