
*** Running vivado
    with args -log RISCV_CPU_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RISCV_CPU_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source RISCV_CPU_top.tcl -notrace
Command: link_design -top RISCV_CPU_top -part xc7k70tfbv676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_2/blk_mem_gen_2.dcp' for cell 'new_data_mem_instance/bram'
INFO: [Project 1-454] Reading design checkpoint 'e:/vivado/riscv-32-verilog/riscv-32-cpu/riscv-32-cpu.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'new_im_instance/uut'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 636.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 751.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 751.328 ; gain = 410.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k70t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 780.098 ; gain = 28.770

Starting Cache Timing Information Task
