[2025-09-18 01:00:48] START suite=cs trace=nutch_phase2_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2002476 heartbeat IPC: 4.994 cumulative IPC: 4.994 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4005628 cumulative IPC: 4.993 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4005629 heartbeat IPC: 4.992 cumulative IPC: 5 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 23931552 heartbeat IPC: 0.5019 cumulative IPC: 0.5019 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 43914309 heartbeat IPC: 0.5004 cumulative IPC: 0.5011 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 63841879 heartbeat IPC: 0.5018 cumulative IPC: 0.5014 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 87933180 heartbeat IPC: 0.4151 cumulative IPC: 0.4766 (Simulation time: 00 hr 07 min 52 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 113847728 heartbeat IPC: 0.3859 cumulative IPC: 0.4552 (Simulation time: 00 hr 09 min 58 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 139761667 heartbeat IPC: 0.3859 cumulative IPC: 0.442 (Simulation time: 00 hr 11 min 50 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 165679020 heartbeat IPC: 0.3858 cumulative IPC: 0.433 (Simulation time: 00 hr 13 min 40 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000012 cycles: 191577574 heartbeat IPC: 0.3861 cumulative IPC: 0.4265 (Simulation time: 00 hr 15 min 24 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 217485045 heartbeat IPC: 0.386 cumulative IPC: 0.4216 (Simulation time: 00 hr 17 min 08 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 239381044 cumulative IPC: 0.4177 (Simulation time: 00 hr 18 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 239381044 cumulative IPC: 0.4177 (Simulation time: 00 hr 18 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase2_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4177 instructions: 100000002 cycles: 239381044
CPU 0 Branch Prediction Accuracy: 99.97% MPKI: 0.00423 Average ROB Occupancy at Mispredict: 7.601e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0004
BRANCH_INDIRECT: 0.00193
BRANCH_CONDITIONAL: 0.0019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 21416
LQ_STALL: 0
SQ_STALL: 1688


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 311.94446
REPLAY_LOAD: 277.48486
NON_REPLAY_LOAD: 89.78378

== Total ==
ADDR_TRANS: 5615
REPLAY_LOAD: 9157
NON_REPLAY_LOAD: 6644

== Counts ==
ADDR_TRANS: 18
REPLAY_LOAD: 33
NON_REPLAY_LOAD: 74

cpu0->cpu0_STLB TOTAL        ACCESS:       1139 HIT:        649 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       1139 HIT:        649 MISS:        490 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 756.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:       5050 HIT:       1547 MISS:       3503 MSHR_MERGE:         19
cpu0->cpu0_L2C LOAD         ACCESS:       3389 HIT:       1083 MISS:       2306 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:        212 HIT:         35 MISS:        177 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:         68 HIT:          8 MISS:         60 MSHR_MERGE:         17
cpu0->cpu0_L2C WRITE        ACCESS:        368 HIT:        368 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1013 HIT:         53 MISS:        960 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:         33 ISSUED:         33 USEFUL:          1 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 134.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:       9995 HIT:       6625 MISS:       3370 MSHR_MERGE:       1011
cpu0->cpu0_L1I LOAD         ACCESS:       9995 HIT:       6625 MISS:       3370 MSHR_MERGE:       1011
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 95.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24590387 HIT:   24586960 MISS:       3427 MSHR_MERGE:       1137
cpu0->cpu0_L1D LOAD         ACCESS:   22945598 HIT:   22944055 MISS:       1543 MSHR_MERGE:        513
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:        115 HIT:         67 MISS:         48 MSHR_MERGE:         13
cpu0->cpu0_L1D WRITE        ACCESS:    1643563 HIT:    1642757 MISS:        806 MSHR_MERGE:        594
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1111 HIT:         81 MISS:       1030 MSHR_MERGE:         17
cpu0->cpu0_L1D PREFETCH REQUESTED:        115 ISSUED:        115 USEFUL:          7 USELESS:         15
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 128.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:       7880 HIT:       7192 MISS:        688 MSHR_MERGE:        379
cpu0->cpu0_ITLB LOAD         ACCESS:       7880 HIT:       7192 MISS:        688 MSHR_MERGE:        379
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 389.6 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24588698 HIT:   24587345 MISS:       1353 MSHR_MERGE:        523
cpu0->cpu0_DTLB LOAD         ACCESS:   24588698 HIT:   24587345 MISS:       1353 MSHR_MERGE:        523
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 306.9 cycles
cpu0->LLC TOTAL        ACCESS:       3485 HIT:          3 MISS:       3482 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:       2304 HIT:          1 MISS:       2303 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        177 HIT:          0 MISS:        177 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:         43 HIT:          0 MISS:         43 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          1 HIT:          1 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        960 HIT:          1 MISS:        959 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 109 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         22
  ROW_BUFFER_MISS:       3460
  AVG DBUS CONGESTED CYCLE: 2.944
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:      19949

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0          398           86            0          191
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            5            0           99
  STLB miss resolved @ L2C                0            1            2            1           73
  STLB miss resolved @ LLC                0            0            0            0            2
  STLB miss resolved @ MEM                0            6           23            0          605

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                117            8          105            0          144
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1            3            0           75
  STLB miss resolved @ L2C                0            0            3            0           29
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            2            5            0          358
[2025-09-18 01:19:40] END   suite=cs trace=nutch_phase2_core1 (rc=0)
