RISC-V Implementation
=====================

This repo contains an ongoing project on designing and implementing a RV32I core on a FPGA. The target FPGA is the Altera DE2-115. This file will be updated as the project proceeds.