$date
	Fri Sep 16 10:10:30 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clk $end
$var wire 1 " p1 $end
$var reg 1 # p $end
$scope module CLK1 $end
$var reg 1 $ clk $end
$upscope $end
$scope module pulse1 $end
$var wire 1 ! clock $end
$var reg 1 % signal $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#6
0%
0"
#12
1%
1"
1$
1!
#18
0%
0"
#24
1%
1"
0$
0!
#30
0%
0"
#36
1%
1"
1$
1!
#42
0%
0"
#48
1%
1"
0$
0!
#54
0%
0"
#60
1%
1"
1$
1!
#66
0%
0"
#72
1%
1"
0$
0!
#78
0%
0"
#84
1%
1"
1$
1!
#90
0%
0"
#96
1%
1"
0$
0!
#102
0%
0"
#108
1%
1"
1$
1!
#114
0%
0"
#120
1%
1"
0$
0!
