Analysis & Synthesis report for Calc
Mon Jun 05 14:56:01 2017
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "modulo:stage3|sum_sub:stage1"
 12. Port Connectivity Checks: "modulo:stage3|sum_sub:stage0"
 13. Port Connectivity Checks: "display_BCD:stage2"
 14. Port Connectivity Checks: "display_BCD:stage1"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 05 14:56:01 2017         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; Calc                                          ;
; Top-level Entity Name              ; Calc                                          ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 68                                            ;
;     Total combinational functions  ; 68                                            ;
;     Dedicated logic registers      ; 0                                             ;
; Total registers                    ; 0                                             ;
; Total pins                         ; 68                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0                                             ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; Calc               ; Calc               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+
; comparador_package.vhd           ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/comparador_package.vhd    ;         ;
; comparador.vhd                   ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/comparador.vhd            ;         ;
; Calc.vhd                         ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/Calc.vhd                  ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/fulladder.vhd             ;         ;
; fulladd_package.vhd              ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/fulladd_package.vhd       ;         ;
; sum_sub.vhd                      ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/sum_sub.vhd               ;         ;
; sum_sub_package.vhd              ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/sum_sub_package.vhd       ;         ;
; display_BCD.vhd                  ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_BCD.vhd           ;         ;
; display_package.vhd              ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_package.vhd       ;         ;
; display_sinal.vhd                ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_sinal.vhd         ;         ;
; display_sinal_package.vhd        ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_sinal_package.vhd ;         ;
; display_op.vhd                   ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_op.vhd            ;         ;
; display_op_package.vhd           ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/display_op_package.vhd    ;         ;
; modulo.vhd                       ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/modulo.vhd                ;         ;
; modulo_package.vhd               ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/modulo_package.vhd        ;         ;
; inversor_package.vhd             ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/inversor_package.vhd      ;         ;
; latch.vhd                        ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/latch.vhd                 ;         ;
; latch_package.vhd                ; yes             ; User VHDL File  ; C:/Users/14118293/Desktop/Projeto_2/latch_package.vhd         ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 68         ;
;                                             ;            ;
; Total combinational functions               ; 68         ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 38         ;
;     -- 3 input functions                    ; 19         ;
;     -- <=2 input functions                  ; 11         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 68         ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 0          ;
;     -- Dedicated logic registers            ; 0          ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 68         ;
; Maximum fan-out node                        ; x[3]~input ;
; Maximum fan-out                             ; 15         ;
; Total fan-out                               ; 345        ;
; Average fan-out                             ; 1.69       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                   ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
; |Calc                      ; 68 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 68   ; 0            ; |Calc                                 ;              ;
;    |display_BCD:stage1|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|display_BCD:stage1              ;              ;
;    |display_BCD:stage2|    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|display_BCD:stage2              ;              ;
;    |display_BCD:stage_rec| ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|display_BCD:stage_rec           ;              ;
;    |display_BCD:stagef|    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|display_BCD:stagef              ;              ;
;    |display_op:stageop|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|display_op:stageop              ;              ;
;    |latchd:stagesalva0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|latchd:stagesalva0              ;              ;
;    |latchd:stagesalva1|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|latchd:stagesalva1              ;              ;
;    |latchd:stagesalva2|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|latchd:stagesalva2              ;              ;
;    |latchd:stagesalva3|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|latchd:stagesalva3              ;              ;
;    |latchd:stagesalva4|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|latchd:stagesalva4              ;              ;
;    |sum_sub:stage0|        ; 9 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|sum_sub:stage0                  ;              ;
;       |fulladder:stage0|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|sum_sub:stage0|fulladder:stage0 ;              ;
;       |fulladder:stage1|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|sum_sub:stage0|fulladder:stage1 ;              ;
;       |fulladder:stage2|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|sum_sub:stage0|fulladder:stage2 ;              ;
;       |fulladder:stage3|   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Calc|sum_sub:stage0|fulladder:stage3 ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; latchd:stagesalva4|q                               ; arm                 ; yes                    ;
; latchd:stagesalva0|q                               ; arm                 ; yes                    ;
; latchd:stagesalva1|q                               ; arm                 ; yes                    ;
; latchd:stagesalva2|q                               ; arm                 ; yes                    ;
; latchd:stagesalva3|q                               ; arm                 ; yes                    ;
; Number of user-specified and inferred latches = 5  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |Calc|Mux1 ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "modulo:stage3|sum_sub:stage1" ;
+------+-------+----------+--------------------------------+
; Port ; Type  ; Severity ; Details                        ;
+------+-------+----------+--------------------------------+
; op   ; Input ; Info     ; Stuck at VCC                   ;
+------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "modulo:stage3|sum_sub:stage0"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; op   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "display_BCD:stage2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; err  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "display_BCD:stage1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; err  ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 05 14:55:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Calc -c Calc
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file comparador_package.vhd
    Info (12022): Found design unit 1: comparador_package
Info (12021): Found 2 design units, including 1 entities, in source file comparador.vhd
    Info (12022): Found design unit 1: comparador-strutura
    Info (12023): Found entity 1: comparador
Info (12021): Found 2 design units, including 1 entities, in source file calc.vhd
    Info (12022): Found design unit 1: Calc-escolha
    Info (12023): Found entity 1: Calc
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-soma
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 0 entities, in source file fulladd_package.vhd
    Info (12022): Found design unit 1: fulladd_package
Info (12021): Found 2 design units, including 1 entities, in source file sum_sub.vhd
    Info (12022): Found design unit 1: sum_sub-soma_sub
    Info (12023): Found entity 1: sum_sub
Info (12021): Found 1 design units, including 0 entities, in source file sum_sub_package.vhd
    Info (12022): Found design unit 1: sum_sub_package
Info (12021): Found 2 design units, including 1 entities, in source file display_bcd.vhd
    Info (12022): Found design unit 1: display_BCD-Behavior
    Info (12023): Found entity 1: display_BCD
Info (12021): Found 1 design units, including 0 entities, in source file display_package.vhd
    Info (12022): Found design unit 1: display_package
Info (12021): Found 2 design units, including 1 entities, in source file display_sinal.vhd
    Info (12022): Found design unit 1: display_sinal-strutura
    Info (12023): Found entity 1: display_sinal
Info (12021): Found 1 design units, including 0 entities, in source file display_sinal_package.vhd
    Info (12022): Found design unit 1: display_sinal_package
Info (12021): Found 2 design units, including 1 entities, in source file display_op.vhd
    Info (12022): Found design unit 1: display_op-strutura
    Info (12023): Found entity 1: display_op
Info (12021): Found 1 design units, including 0 entities, in source file display_op_package.vhd
    Info (12022): Found design unit 1: display_op_package
Info (12021): Found 2 design units, including 1 entities, in source file modulo.vhd
    Info (12022): Found design unit 1: modulo-strutura
    Info (12023): Found entity 1: modulo
Info (12021): Found 1 design units, including 0 entities, in source file modulo_package.vhd
    Info (12022): Found design unit 1: modulo_package
Info (12021): Found 2 design units, including 1 entities, in source file inversor.vhd
    Info (12022): Found design unit 1: inversor-strutura
    Info (12023): Found entity 1: inversor
Info (12021): Found 1 design units, including 0 entities, in source file inversor_package.vhd
    Info (12022): Found design unit 1: inversor_package
Info (12021): Found 2 design units, including 1 entities, in source file latch.vhd
    Info (12022): Found design unit 1: latchd-strutura
    Info (12023): Found entity 1: latchd
Info (12021): Found 1 design units, including 0 entities, in source file latch_package.vhd
    Info (12022): Found design unit 1: latch_package
Info (12127): Elaborating entity "Calc" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Calc.vhd(21): used implicit default value for signal "errinversor" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at Calc.vhd(35): signal "smodulo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(36): signal "sinversor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(39): signal "csoma" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(40): signal "csoma" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(41): signal "errmodulo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(42): signal "errinversor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(44): signal "rec" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Calc.vhd(46): signal "salva" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sum_sub" for hierarchy "sum_sub:stage0"
Info (12128): Elaborating entity "fulladder" for hierarchy "sum_sub:stage0|fulladder:stage0"
Info (12128): Elaborating entity "display_BCD" for hierarchy "display_BCD:stage1"
Warning (10492): VHDL Process Statement warning at display_BCD.vhd(33): signal "err" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at display_BCD.vhd(34): signal "led" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "modulo" for hierarchy "modulo:stage3"
Warning (10036): Verilog HDL or VHDL warning at modulo.vhd(11): object "c1" assigned a value but never read
Warning (10492): VHDL Process Statement warning at modulo.vhd(21): signal "inv2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "comparador" for hierarchy "comparador:stage4"
Info (12128): Elaborating entity "display_sinal" for hierarchy "display_sinal:stagesin_x"
Info (12128): Elaborating entity "latchd" for hierarchy "latchd:stagesalva0"
Warning (10631): VHDL Process Statement warning at latch.vhd(10): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "q" at latch.vhd(10)
Info (12128): Elaborating entity "display_op" for hierarchy "display_op:stageop"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "op_d[2]" is stuck at GND
    Warning (13410): Pin "sinal_x[7]" is stuck at VCC
    Warning (13410): Pin "sinal_x[3]" is stuck at GND
    Warning (13410): Pin "sinal_x[2]" is stuck at GND
    Warning (13410): Pin "sinal_y[7]" is stuck at VCC
    Warning (13410): Pin "sinal_y[3]" is stuck at GND
    Warning (13410): Pin "sinal_y[2]" is stuck at GND
    Warning (13410): Pin "sinal_s[7]" is stuck at VCC
    Warning (13410): Pin "sinal_s[3]" is stuck at GND
    Warning (13410): Pin "sinal_s[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 68 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 356 megabytes
    Info: Processing ended: Mon Jun 05 14:56:01 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


