[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 54
LIB: work
FILE: ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv
n<> u<53> t<Top_level_rule> c<1> l<2:1> el<69:3>
  n<> u<1> t<Null_rule> p<53> s<48> l<2:1> el<2:1>
  n<> u<48> t<Source_text> p<53> c<19> s<49> l<2:1> el<8:10>
    n<> u<19> t<Description> p<48> c<18> s<47> l<2:1> el<4:10>
      n<> u<18> t<Module_declaration> p<19> c<6> l<2:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<18> c<2> s<16> l<2:1> el<2:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<2:8> el<2:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<2:11> el<2:11>
          n<> u<5> t<Port_list> p<6> l<2:11> el<2:13>
        n<> u<16> t<Module_item> p<18> c<15> s<17> l<3:1> el<3:15>
          n<> u<15> t<Non_port_module_item> p<16> c<14> l<3:1> el<3:15>
            n<> u<14> t<Module_or_generate_item> p<15> c<13> l<3:1> el<3:15>
              n<> u<13> t<Module_instantiation> p<14> c<7> l<3:1> el<3:15>
                n<bus_conn> u<7> t<STRING_CONST> p<13> s<12> l<3:1> el<3:9>
                n<> u<12> t<Hierarchical_instance> p<13> c<9> l<3:10> el<3:14>
                  n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<3:10> el<3:12>
                    n<u1> u<8> t<STRING_CONST> p<9> l<3:10> el<3:12>
                  n<> u<11> t<Port_connection_list> p<12> c<10> l<3:13> el<3:13>
                    n<> u<10> t<Ordered_port_connection> p<11> l<3:13> el<3:13>
        n<> u<17> t<ENDMODULE> p<18> l<4:1> el<4:10>
    n<> u<47> t<Description> p<48> c<46> l<6:1> el<8:10>
      n<> u<46> t<Module_declaration> p<47> c<44> l<6:1> el<8:10>
        n<> u<44> t<Module_ansi_header> p<46> c<20> s<45> l<6:1> el<7:29>
          n<module> u<20> t<Module_keyword> p<44> s<21> l<6:1> el<6:7>
          n<bus_conn> u<21> t<STRING_CONST> p<44> s<22> l<6:8> el<6:16>
          n<> u<22> t<Package_import_declaration_list> p<44> s<43> l<6:17> el<6:17>
          n<> u<43> t<Port_declaration_list> p<44> c<42> l<6:17> el<7:28>
            n<> u<42> t<Ansi_port_declaration> p<43> c<36> l<7:1> el<7:27>
              n<> u<36> t<Net_port_header> p<42> c<23> s<37> l<7:1> el<7:12>
                n<> u<23> t<PortDir_Inp> p<36> s<35> l<7:1> el<7:6>
                n<> u<35> t<Net_port_type> p<36> c<34> l<7:7> el<7:12>
                  n<> u<34> t<Data_type_or_implicit> p<35> c<33> l<7:7> el<7:12>
                    n<> u<33> t<Packed_dimension> p<34> c<32> l<7:7> el<7:12>
                      n<> u<32> t<Constant_range> p<33> c<27> l<7:8> el<7:11>
                        n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<7:8> el<7:9>
                          n<> u<26> t<Constant_primary> p<27> c<25> l<7:8> el<7:9>
                            n<> u<25> t<Primary_literal> p<26> c<24> l<7:8> el<7:9>
                              n<7> u<24> t<INT_CONST> p<25> l<7:8> el<7:9>
                        n<> u<31> t<Constant_expression> p<32> c<30> l<7:10> el<7:11>
                          n<> u<30> t<Constant_primary> p<31> c<29> l<7:10> el<7:11>
                            n<> u<29> t<Primary_literal> p<30> c<28> l<7:10> el<7:11>
                              n<0> u<28> t<INT_CONST> p<29> l<7:10> el<7:11>
              n<datain> u<37> t<STRING_CONST> p<42> s<41> l<7:13> el<7:19>
              n<> u<41> t<Constant_expression> p<42> c<40> l<7:22> el<7:27>
                n<> u<40> t<Constant_primary> p<41> c<39> l<7:22> el<7:27>
                  n<> u<39> t<Primary_literal> p<40> c<38> l<7:22> el<7:27>
                    n<8'hFF> u<38> t<INT_CONST> p<39> l<7:22> el<7:27>
        n<> u<45> t<ENDMODULE> p<46> l<8:1> el<8:10>
  n</*\nmodule bus_connect1 (\noutput logic [31:0] dataout,\ninput [ 7:0] datain);\nparameter logic [7:0] My_DataIn = 8'h00;\nbus_conn bconn0 (dataout[31:24], 8'h0F);\n// Constant literal overrides default in bus_conn definition\nbus_conn bconn1 (dataout[23:16]);\n// Omitted port for datain, default parameter value 8'hFF in\n// bus_conn used\nbus_conn bconn2 (dataout[15:8], My_DataIn);\n// The parameter value 8'h00 from the instantiating scope is used\nbus_conn bconn3 (dataout[7:0]);\nendmodule\n*/> u<49> t<BLOCK_COMMENT> p<53> s<50> l<2:1> el<8:10>
  n</*\n\n\nmodule M2(input o1 = 1'b1);\nendmodule\n\nmodule M1(input o1);\n M2 u1();\n  //M2 u2(o2);\nendmodule\n*/> u<50> t<BLOCK_COMMENT> p<53> s<51> l<2:1> el<8:10>
  n</*\nmodule top();\n  M1 u1();\n  M1 u2();\nendmodule\n*/> u<51> t<BLOCK_COMMENT> p<53> s<52> l<2:1> el<8:10>
  n</*\ninterface interf();\n  logic a;\n\nendinterface\n\nmodule top(input rd_impl_conn, rd_name_conn);\n   interf intf();\n\n   ibex_csr #(\n   ) u_mie_csr (\n     .rd_impl_conn(intf.ab)\n   );\n \nendmodule\n\nmodule ibex_csr #(\n ) (\n       input logic rd_const_conn,\n       output logic rd_impl_conn, rd_name_conn, rd_disconn\n);\n \n\nendmodule\n\n*/> u<52> t<BLOCK_COMMENT> p<53> l<2:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: No timescale set for "bus_conn".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:6:1: Compile module "work@bus_conn".
[INF:CP0303] ${SURELOG_DIR}/tests/PortDefaultValue/dut.sv:2:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
Design                                                 1
Identifier                                             2
IntTypespec                                            5
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         2
Net                                                    1
Port                                                   1
Range                                                  2
RefModule                                              1
RefTypespec                                            7
SourceFile                                             1
------------------------------------------------------------
Total:                                                32
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortDefaultValue/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@bus_conn), line:6:8, endln:6:16
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:work@bus_conn
  |vpiTypespec:
  \_LogicTypespec: , line:7:7, endln:7:12
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiRange:
    \_Range: , line:7:7, endln:7:12
      |vpiParent:
      \_LogicTypespec: , line:7:7, endln:7:12
      |vpiLeftRange:
      \_Constant: , line:7:8, endln:7:9
        |vpiParent:
        \_Range: , line:7:7, endln:7:12
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiTypespec:
        \_RefTypespec: (work@bus_conn), line:7:8, endln:7:9
          |vpiParent:
          \_Constant: , line:7:8, endln:7:9
          |vpiFullName:work@bus_conn
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:10, endln:7:11
        |vpiParent:
        \_Range: , line:7:7, endln:7:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiTypespec:
        \_RefTypespec: (work@bus_conn), line:7:10, endln:7:11
          |vpiParent:
          \_Constant: , line:7:10, endln:7:11
          |vpiFullName:work@bus_conn
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:7, endln:7:12
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_Net: (work@bus_conn.datain), line:7:13, endln:7:19
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@bus_conn.datain), line:7:7, endln:7:12
      |vpiParent:
      \_Net: (work@bus_conn.datain), line:7:13, endln:7:19
      |vpiFullName:work@bus_conn.datain
      |vpiActual:
      \_LogicTypespec: , line:7:7, endln:7:12
    |vpiName:datain
    |vpiFullName:work@bus_conn.datain
  |vpiDefName:work@bus_conn
  |vpiNet:
  \_Net: (work@bus_conn.datain), line:7:13, endln:7:19
  |vpiPort:
  \_Port: (datain), line:7:13, endln:7:19
    |vpiParent:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
    |vpiName:datain
    |vpiDirection:1
    |vpiHighConn:
    \_Constant: , line:7:22, endln:7:27
      |vpiParent:
      \_Port: (datain), line:7:13, endln:7:19
      |vpiDecompile:8'hFF
      |vpiSize:8
      |HEX:FF
      |vpiTypespec:
      \_RefTypespec: (work@bus_conn.datain), line:7:22, endln:7:27
        |vpiParent:
        \_Constant: , line:7:22, endln:7:27
        |vpiFullName:work@bus_conn.datain
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:5
    |vpiTypespec:
    \_RefTypespec: (work@bus_conn.datain), line:7:7, endln:7:12
      |vpiParent:
      \_Port: (datain), line:7:13, endln:7:19
      |vpiFullName:work@bus_conn.datain
      |vpiActual:
      \_LogicTypespec: , line:7:7, endln:7:12
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:2:8, endln:2:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:work@top
  |vpiTypespec:
  \_ModuleTypespec: (work@bus_conn)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@bus_conn
    |vpiModule:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@bus_conn (u1), line:3:1, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@bus_conn
    |vpiActual:
    \_Module: work@bus_conn (work@bus_conn), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:6:1, endln:8:10
|vpiTypespec:
\_ModuleTypespec: (work@bus_conn)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PortDefaultValue/dut.sv, line:2:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
