;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, 0
	SUB 5, <-3
	DJN -1, @-20
	DJN -1, @-20
	MOV @121, 106
	SUB @121, 103
	SUB @121, 103
	ADD #-20, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB #270, <112
	SUB #32, @455
	SUB #32, @455
	SUB #270, <112
	SUB -27, 11
	SLT 321, 550
	ADD #-20, @10
	SLT 321, 550
	SUB @121, 106
	SUB @126, <-583
	SUB 12, @10
	SUB 12, @10
	SUB <-127, 100
	MOV #62, @206
	DJN -1, @-20
	SUB #-1, <-1
	MOV -1, <-20
	DAT <62, <206
	SUB @121, 103
	DJN @270, @1
	SLT 321, 550
	SUB @121, 103
	CMP 210, 500
	SUB -7, <-120
	MOV -1, <-20
	CMP -207, <-130
	SPL 0, <402
	CMP -207, <-130
	SPL 0, <402
	CMP -207, <-130
	CMP -207, <-130
	MOV -1, <-20
	CMP -207, <-130
	CMP -207, <-130
	CMP -207, <-130
	MOV -7, <-20
	ADD -1, <-20
	DJN 125, 200
