Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 15:54:47 2025
| Host         : DESKTOP-2UDQTB7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |              27 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                   Enable Signal                   |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock100MHz_IBUF_BUFG | lcd_inst/LCD_E_i_1_n_0                            | lcd_inst/LCD_E0                           |                1 |              1 |         1.00 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/LCD_DB4_i_1_n_0                          |                                           |                1 |              4 |         4.00 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/command_byte_0                           |                                           |                1 |              4 |         4.00 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/command_byte_0                           | lcd_inst/command_byte[7]_i_1_n_0          |                2 |              4 |         2.00 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/E[0]                                     |                                           |                2 |              7 |         3.50 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/FSM_sequential_master_cmd_state_reg[0]_0 |                                           |                3 |             12 |         4.00 |
|  Clock100MHz_IBUF_BUFG | FSM_onehot_combined_lcd_state[1]_i_1_n_0          | FSM_onehot_combined_lcd_state_reg_n_0_[0] |                4 |             12 |         3.00 |
|  Clock100MHz_IBUF_BUFG | FSM_onehot_combined_lcd_state[1]_i_1_n_0          | init_delay_counter_var[26]_i_1_n_0        |                7 |             16 |         2.29 |
|  Clock100MHz_IBUF_BUFG | lcd_inst/delay_counter                            | lcd_inst/LCD_E0                           |                7 |             21 |         3.00 |
|  Clock100MHz_IBUF_BUFG |                                                   |                                           |               10 |             24 |         2.40 |
|  Clock100MHz_IBUF_BUFG |                                                   | debouncer_inst/clear                      |                9 |             33 |         3.67 |
+------------------------+---------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


