INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/sources_1/new/single_port_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/single_port_RAM/single_port_RAM.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
