v++ -c -k  xilSnappyCompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressMM.cpp -o xilSnappyCompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyCompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressStream.cpp -o xilSnappyCompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyDecompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyDecompressMM.cpp -o xilSnappyDecompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyDecompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyDecompressStream.cpp -o xilSnappyDecompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilCompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilCompressDatamover.cpp -o xilCompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
v++ -c -k  xilDecompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilDecompressDatamover.cpp -o xilDecompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
v++ -c -k  xilSnappyCompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressMM.cpp -o xilSnappyCompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyCompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressStream.cpp -o xilSnappyCompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyDecompressMM -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyDecompressMM.cpp -o xilSnappyDecompressMM.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilSnappyDecompressStream -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyDecompressStream.cpp -o xilSnappyDecompressStream.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
v++ -c -k  xilCompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilCompressDatamover.cpp -o xilCompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
v++ -c -k  xilDecompressDatamover -I/home/jiong/bsc-project/components/common/include -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilDecompressDatamover.cpp -o xilDecompressDatamover.xo -t hw --config /home/jiong/bsc-project/tests/test/config_kernel.cfg -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report 
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressMM
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilSnappyDecompressMM
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressStream
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilSnappyCompressStream
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressMM
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilSnappyCompressMM

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilDecompressDatamover
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilDecompressDatamover

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressStream
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilSnappyDecompressStream

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilCompressDatamover
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/log/xilCompressDatamover
Running Dispatch Server on port:37983
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressMM.xo.compile_summary, at Wed Dec 14 03:55:28 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:28 2022
Running Dispatch Server on port:38297
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressStream.xo.compile_summary, at Wed Dec 14 03:55:29 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:29 2022
Running Dispatch Server on port:42379
Running Dispatch Server on port:33009
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressMM.xo.compile_summary, at Wed Dec 14 03:55:30 2022
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressStream.xo.compile_summary, at Wed Dec 14 03:55:30 2022
Running Dispatch Server on port:38905
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilDecompressDatamover.xo.compile_summary, at Wed Dec 14 03:55:30 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:30 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:30 2022
Running Dispatch Server on port:35029
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:30 2022
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilCompressDatamover.xo.compile_summary, at Wed Dec 14 03:55:30 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 03:55:30 2022
Running Rule Check Server on port:45347
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressMM/v++_compile_xilSnappyDecompressMM_guidance.html', at Wed Dec 14 03:55:31 2022
Running Rule Check Server on port:43909
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilDecompressDatamover/v++_compile_xilDecompressDatamover_guidance.html', at Wed Dec 14 03:55:31 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
Running Rule Check Server on port:41059
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilCompressDatamover/v++_compile_xilCompressDatamover_guidance.html', at Wed Dec 14 03:55:31 2022
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
Running Rule Check Server on port:34313
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressMM/v++_compile_xilSnappyCompressMM_guidance.html', at Wed Dec 14 03:55:32 2022
Running Rule Check Server on port:44429
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressStream/v++_compile_xilSnappyDecompressStream_guidance.html', at Wed Dec 14 03:55:32 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
Running Rule Check Server on port:43861
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressStream/v++_compile_xilSnappyCompressStream_guidance.html', at Wed Dec 14 03:55:32 2022
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyDecompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilCompressDatamover'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilDecompressDatamover'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyDecompressStream'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyCompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyCompressStream'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilCompressDatamover Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilCompressDatamover/xilCompressDatamover/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_354_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_354_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_526_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_526_1'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_outer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_outer'
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilCompressDatamover/system_estimate_xilCompressDatamover.xtxt
INFO: [v++ 60-586] Created xilCompressDatamover.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilCompressDatamover.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 45s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilDecompressDatamover Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilDecompressDatamover/xilDecompressDatamover/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple'
INFO: [v++ 204-61] Pipelining loop 'convInWidthtoV'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'convInWidthtoV'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_354_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_354_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_576_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_576_1'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 's2mm_eos_inner'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 's2mm_eos_inner'
INFO: [v++ 200-789] **** Estimated Fmax: 411.00 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilDecompressDatamover/system_estimate_xilDecompressDatamover.xtxt
INFO: [v++ 60-586] Created xilDecompressDatamover.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilDecompressDatamover.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 1m 48s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyCompressStream Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilSnappyCompressStream/xilSnappyCompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_110_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_110_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressStream/system_estimate_xilSnappyCompressStream.xtxt
INFO: [v++ 60-586] Created xilSnappyCompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 2m 28s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyDecompressMM Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilSnappyDecompressMM/xilSnappyDecompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'mm2s_simple_VITIS_LOOP_611_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'mm2s_simple_VITIS_LOOP_611_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_209_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_209_2'
INFO: [v++ 204-61] Pipelining loop 'snappyMultiByteDecompress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappyMultiByteDecompress'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_615_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 71, loop 'VITIS_LOOP_615_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 144.19 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressMM/system_estimate_xilSnappyDecompressMM.xtxt
INFO: [v++ 60-586] Created xilSnappyDecompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 4s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyDecompressStream Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilSnappyDecompressStream/xilSnappyDecompressStream/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_49_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_69_1'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_133_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_133_3'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_209_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_209_2'
INFO: [v++ 204-61] Pipelining loop 'snappyMultiByteDecompress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappyMultiByteDecompress'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_218_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_218_1'
INFO: [v++ 204-61] Pipelining loop 'lz4_decoder'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'lz4_decoder'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_182_1'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_182_1'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 206.39 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyDecompressStream/system_estimate_xilSnappyDecompressStream.xtxt
INFO: [v++ 60-586] Created xilSnappyDecompressStream.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressStream.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 10s
INFO: [v++ 60-1653] Closing dispatch client.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyCompressMM Log file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/xilSnappyCompressMM/xilSnappyCompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'gmem_read'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_read'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'gmem_write'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_202_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, loop 'VITIS_LOOP_144_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_169_3'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem1' (/home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressMM.cpp:177) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_169_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/report/xilSnappyCompressMM/system_estimate_xilSnappyCompressMM.xtxt
INFO: [v++ 60-586] Created xilSnappyCompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 14m 0s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilSnappyCompressMM.xo xilSnappyCompressStream.xo xilSnappyDecompressMM.xo xilSnappyDecompressStream.xo xilCompressDatamover.xo xilDecompressDatamover.xo -o snappy.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link
	Log files: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/logs/link
Running Dispatch Server on port:42461
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin.link_summary, at Wed Dec 14 04:09:37 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 04:09:37 2022
Running Rule Check Server on port:41985
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link/v++_link_snappy_guidance.html', at Wed Dec 14 04:09:40 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [04:09:54] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressMM.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressStream.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressMM.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressStream.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilCompressDatamover.xo --xo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilDecompressDatamover.xo --config /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Wed Dec 14 04:09:59 2022
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyCompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressMM.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilSnappyDecompressStream.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilCompressDatamover.xo
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/xilDecompressDatamover.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [04:10:01] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilDecompressDatamover_1_0,xilDecompressDatamover -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyDecompressMM_1_0,xilSnappyDecompressMM -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyCompressMM_1_0,xilSnappyCompressMM -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilCompressDatamover_1_0,xilCompressDatamover -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyDecompressStream_1_0,xilSnappyDecompressStream -ip /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyCompressStream_1_0,xilSnappyCompressStream -o /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [04:10:17] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 96381 ; free virtual = 169414
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [04:10:17] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilCompressDatamover:1:xilCompressDatamover_1 -nk xilDecompressDatamover:1:xilDecompressDatamover_1 -nk xilSnappyCompressMM:1:xilSnappyCompressMM_1 -nk xilSnappyCompressStream:1:xilSnappyCompressStream_1 -nk xilSnappyDecompressMM:1:xilSnappyDecompressMM_1 -nk xilSnappyDecompressStream:1:xilSnappyDecompressStream_1 -sc xilCompressDatamover_1.instream_orig:xilSnappyCompressStream_1.inaxistream -sc xilSnappyCompressStream_1.outaxistream:xilCompressDatamover_1.outstream_dest -sc xilDecompressDatamover_1.instream_orig:xilSnappyDecompressStream_1.inaxistream -sc xilSnappyDecompressStream_1.outaxistream:xilDecompressDatamover_1.outstream_dest -sc xilSnappyDecompressStream_1.outaxistreamsize:xilDecompressDatamover_1.outstream_size -dmclkid 0 -r /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilCompressDatamover, num: 1  {xilCompressDatamover_1}
INFO: [CFGEN 83-0]   kernel: xilDecompressDatamover, num: 1  {xilDecompressDatamover_1}
INFO: [CFGEN 83-0]   kernel: xilSnappyCompressMM, num: 1  {xilSnappyCompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilSnappyCompressStream, num: 1  {xilSnappyCompressStream_1}
INFO: [CFGEN 83-0]   kernel: xilSnappyDecompressMM, num: 1  {xilSnappyDecompressMM_1}
INFO: [CFGEN 83-0]   kernel: xilSnappyDecompressStream, num: 1  {xilSnappyDecompressStream_1}
INFO: [CFGEN 83-0] Stream Specs: 
INFO: [CFGEN 83-0]   xilCompressDatamover_1.instream_orig => xilSnappyCompressStream_1.inaxistream
INFO: [CFGEN 83-0]   xilSnappyCompressStream_1.outaxistream => xilCompressDatamover_1.outstream_dest
INFO: [CFGEN 83-0]   xilDecompressDatamover_1.instream_orig => xilSnappyDecompressStream_1.inaxistream
INFO: [CFGEN 83-0]   xilSnappyDecompressStream_1.outaxistream => xilDecompressDatamover_1.outstream_dest
INFO: [CFGEN 83-0]   xilSnappyDecompressStream_1.outaxistreamsize => xilDecompressDatamover_1.outstream_size
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilCompressDatamover_1.compressed_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilDecompressDatamover_1.outputSize to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyDecompressMM_1.in_compress_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [04:10:25] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 96363 ; free virtual = 169316
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [04:10:25] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [04:10:36] cf2bd finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.059 ; gain = 0.000 ; free physical = 95598 ; free virtual = 168554
INFO: [v++ 60-1441] [04:10:36] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 95650 ; free virtual = 168601
INFO: [v++ 60-1443] [04:10:36] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [v++ 60-1441] [04:10:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 95636 ; free virtual = 168510
INFO: [v++ 60-1443] [04:10:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [v++ 60-1441] [04:10:50] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 95041 ; free virtual = 167915
INFO: [v++ 60-1443] [04:10:50] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/tests/test/build/data_compression/snappy/.ipcache --output_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int --log_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/logs/link --report_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link --config /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link --no-info --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyDecompressMM_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyCompressMM_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilDecompressDatamover_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilCompressDatamover_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyDecompressStream_1_0 --iprepo /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyCompressStream_1_0 --messageDb /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link/vpl.pb /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[04:11:32] Run vpl: Step create_project: Started
Creating Vivado project.
[04:11:39] Run vpl: Step create_project: Completed
[04:11:39] Run vpl: Step create_bd: Started
[04:12:56] Run vpl: Step create_bd: RUNNING...
[04:14:11] Run vpl: Step create_bd: RUNNING...
[04:14:11] Run vpl: Step create_bd: Completed
[04:14:11] Run vpl: Step update_bd: Started
[04:15:27] Run vpl: Step update_bd: RUNNING...
[04:15:47] Run vpl: Step update_bd: Completed
[04:15:47] Run vpl: Step generate_target: Started
[04:17:03] Run vpl: Step generate_target: RUNNING...
[04:18:18] Run vpl: Step generate_target: RUNNING...
[04:19:34] Run vpl: Step generate_target: RUNNING...
[04:20:25] Run vpl: Step generate_target: Completed
[04:20:25] Run vpl: Step config_hw_runs: Started
[04:20:37] Run vpl: Step config_hw_runs: Completed
[04:20:37] Run vpl: Step synth: Started
[04:21:38] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:22:10] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:22:41] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:23:11] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:23:42] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:24:12] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:24:42] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:25:13] Block-level synthesis in progress, 0 of 35 jobs complete, 8 jobs running.
[04:25:43] Block-level synthesis in progress, 1 of 35 jobs complete, 7 jobs running.
[04:26:14] Block-level synthesis in progress, 2 of 35 jobs complete, 8 jobs running.
[04:26:45] Block-level synthesis in progress, 5 of 35 jobs complete, 5 jobs running.
[04:27:15] Block-level synthesis in progress, 8 of 35 jobs complete, 6 jobs running.
[04:27:46] Block-level synthesis in progress, 8 of 35 jobs complete, 8 jobs running.
[04:28:16] Block-level synthesis in progress, 8 of 35 jobs complete, 8 jobs running.
[04:28:47] Block-level synthesis in progress, 8 of 35 jobs complete, 8 jobs running.
[04:29:17] Block-level synthesis in progress, 11 of 35 jobs complete, 5 jobs running.
[04:29:48] Block-level synthesis in progress, 13 of 35 jobs complete, 6 jobs running.
[04:30:18] Block-level synthesis in progress, 13 of 35 jobs complete, 8 jobs running.
[04:30:49] Block-level synthesis in progress, 13 of 35 jobs complete, 8 jobs running.
[04:31:19] Block-level synthesis in progress, 14 of 35 jobs complete, 7 jobs running.
[04:31:49] Block-level synthesis in progress, 15 of 35 jobs complete, 7 jobs running.
[04:32:20] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[04:32:51] Block-level synthesis in progress, 15 of 35 jobs complete, 8 jobs running.
[04:33:21] Block-level synthesis in progress, 16 of 35 jobs complete, 7 jobs running.
[04:33:52] Block-level synthesis in progress, 16 of 35 jobs complete, 8 jobs running.
[04:34:23] Block-level synthesis in progress, 17 of 35 jobs complete, 7 jobs running.
[04:34:54] Block-level synthesis in progress, 17 of 35 jobs complete, 8 jobs running.
[04:35:24] Block-level synthesis in progress, 19 of 35 jobs complete, 6 jobs running.
[04:35:55] Block-level synthesis in progress, 19 of 35 jobs complete, 7 jobs running.
[04:36:26] Block-level synthesis in progress, 22 of 35 jobs complete, 5 jobs running.
[04:36:57] Block-level synthesis in progress, 22 of 35 jobs complete, 8 jobs running.
[04:37:27] Block-level synthesis in progress, 22 of 35 jobs complete, 8 jobs running.
[04:37:59] Block-level synthesis in progress, 22 of 35 jobs complete, 8 jobs running.
[04:38:30] Block-level synthesis in progress, 23 of 35 jobs complete, 7 jobs running.
[04:39:00] Block-level synthesis in progress, 24 of 35 jobs complete, 7 jobs running.
[04:39:31] Block-level synthesis in progress, 25 of 35 jobs complete, 7 jobs running.
[04:40:02] Block-level synthesis in progress, 27 of 35 jobs complete, 6 jobs running.
[04:40:32] Block-level synthesis in progress, 29 of 35 jobs complete, 6 jobs running.
[04:41:03] Block-level synthesis in progress, 29 of 35 jobs complete, 6 jobs running.
[04:41:34] Block-level synthesis in progress, 30 of 35 jobs complete, 5 jobs running.
[04:42:05] Block-level synthesis in progress, 31 of 35 jobs complete, 4 jobs running.
[04:42:35] Block-level synthesis in progress, 31 of 35 jobs complete, 4 jobs running.
[04:43:06] Block-level synthesis in progress, 32 of 35 jobs complete, 3 jobs running.
[04:43:36] Block-level synthesis in progress, 32 of 35 jobs complete, 3 jobs running.
[04:44:07] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:44:37] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:45:08] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:45:39] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:46:09] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:46:40] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:47:10] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:47:41] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:48:11] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:48:41] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:49:11] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:49:42] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:50:12] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:50:42] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:51:13] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:51:44] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:52:14] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:52:45] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:53:15] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:53:46] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:54:16] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:54:47] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:55:17] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:55:48] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:56:19] Block-level synthesis in progress, 34 of 35 jobs complete, 1 job running.
[04:56:50] Block-level synthesis in progress, 35 of 35 jobs complete, 0 jobs running.
[04:57:20] Top-level synthesis in progress.
[04:57:51] Top-level synthesis in progress.
[04:58:21] Top-level synthesis in progress.
[04:58:51] Top-level synthesis in progress.
[04:59:22] Top-level synthesis in progress.
[04:59:53] Top-level synthesis in progress.
[05:00:24] Top-level synthesis in progress.
[05:00:55] Top-level synthesis in progress.
[05:01:25] Top-level synthesis in progress.
[05:01:42] Run vpl: Step synth: Completed
[05:01:42] Run vpl: Step impl: Started
[05:25:11] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 14m 15s 

[05:25:11] Starting logic optimization..
[05:27:14] Phase 1 Retarget
[05:28:15] Phase 2 Constant propagation
[05:28:46] Phase 3 Sweep
[05:30:18] Phase 4 BUFG optimization
[05:30:49] Phase 5 Shift Register Optimization
[05:30:49] Phase 6 Post Processing Netlist
[05:34:55] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 44s 

[05:34:55] Starting logic placement..
[05:35:25] Phase 1 Placer Initialization
[05:35:25] Phase 1.1 Placer Initialization Netlist Sorting
[05:37:57] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[05:39:59] Phase 1.3 Build Placer Netlist Model
[05:44:06] Phase 1.4 Constrain Clocks/Macros
[05:45:07] Phase 2 Global Placement
[05:45:07] Phase 2.1 Floorplanning
[05:47:09] Phase 2.1.1 Partition Driven Placement
[05:47:09] Phase 2.1.1.1 PBP: Partition Driven Placement
[05:50:14] Phase 2.1.1.2 PBP: Clock Region Placement
[05:54:50] Phase 2.1.1.3 PBP: Compute Congestion
[05:55:21] Phase 2.1.1.4 PBP: UpdateTiming
[05:55:52] Phase 2.1.1.5 PBP: Add part constraints
[05:55:52] Phase 2.2 Update Timing before SLR Path Opt
[05:55:52] Phase 2.3 Global Placement Core
[06:11:23] Phase 2.3.1 Physical Synthesis In Placer
[06:23:47] Phase 3 Detail Placement
[06:23:47] Phase 3.1 Commit Multi Column Macros
[06:24:18] Phase 3.2 Commit Most Macros & LUTRAMs
[06:28:56] Phase 3.3 Small Shape DP
[06:28:56] Phase 3.3.1 Small Shape Clustering
[06:32:32] Phase 3.3.2 Flow Legalize Slice Clusters
[06:33:03] Phase 3.3.3 Slice Area Swap
[06:36:41] Phase 3.4 Place Remaining
[06:37:12] Phase 3.5 Re-assign LUT pins
[06:38:46] Phase 3.6 Pipeline Register Optimization
[06:38:46] Phase 3.7 Fast Optimization
[06:40:50] Phase 4 Post Placement Optimization and Clean-Up
[06:40:50] Phase 4.1 Post Commit Optimization
[06:42:54] Phase 4.1.1 Post Placement Optimization
[06:42:54] Phase 4.1.1.1 BUFG Insertion
[06:42:54] Phase 1 Physical Synthesis Initialization
[06:44:25] Phase 4.1.1.2 BUFG Replication
[06:49:35] Phase 4.1.1.3 Replication
[06:52:11] Phase 4.2 Post Placement Cleanup
[06:52:11] Phase 4.3 Placer Reporting
[06:52:11] Phase 4.3.1 Print Estimated Congestion
[06:52:11] Phase 4.4 Final Placement Cleanup
[07:14:18] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 39m 22s 

[07:14:18] Starting logic routing..
[07:16:20] Phase 1 Build RT Design
[07:19:55] Phase 2 Router Initialization
[07:20:26] Phase 2.1 Fix Topology Constraints
[07:26:07] Phase 2.2 Pre Route Cleanup
[07:26:39] Phase 2.3 Global Clock Net Routing
[07:28:11] Phase 2.4 Update Timing
[07:33:21] Phase 2.5 Update Timing for Bus Skew
[07:33:21] Phase 2.5.1 Update Timing
[07:35:55] Phase 3 Initial Routing
[07:35:55] Phase 3.1 Global Routing
[07:39:02] Phase 4 Rip-up And Reroute
[07:39:02] Phase 4.1 Global Iteration 0
[07:56:33] Phase 4.2 Global Iteration 1
[08:01:10] Phase 4.3 Global Iteration 2
[08:05:18] Phase 4.4 Global Iteration 3
[08:09:26] Phase 4.5 Global Iteration 4
[08:13:33] Phase 4.6 Global Iteration 5
[08:18:10] Phase 4.7 Global Iteration 6
[08:21:48] Phase 5 Delay and Skew Optimization
[08:21:48] Phase 5.1 Delay CleanUp
[08:21:48] Phase 5.1.1 Update Timing
[08:23:53] Phase 5.1.2 Update Timing
[08:25:57] Phase 5.2 Clock Skew Optimization
[08:26:28] Phase 6 Post Hold Fix
[08:26:28] Phase 6.1 Hold Fix Iter
[08:26:59] Phase 6.1.1 Update Timing
[08:29:34] Phase 7 Leaf Clock Prog Delay Opt
[08:35:12] Phase 7.1 Delay CleanUp
[08:35:12] Phase 7.1.1 Update Timing
[08:36:45] Phase 7.1.2 Update Timing
[08:38:50] Phase 7.2 Hold Fix Iter
[08:38:50] Phase 7.2.1 Update Timing
[08:40:54] Phase 7.3 Additional Hold Fix
[08:44:00] Phase 7.4 Global Iteration for Hold
[08:44:00] Phase 7.4.1 Update Timing
[08:49:08] Phase 8 Route finalize
[08:49:39] Phase 9 Verifying routed nets
[08:49:39] Phase 10 Depositing Routes
[08:51:43] Phase 11 Post Router Timing
[08:52:45] Phase 12 Physical Synthesis in Router
[08:52:45] Phase 12.1 Physical Synthesis Initialization
[08:54:49] Phase 12.2 Critical Path Optimization
[08:56:22] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 42m 03s 

[08:56:22] Starting bitstream generation..
[09:25:21] Creating bitmap...
[09:37:47] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:37:47] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 41m 25s 
[09:40:26] Run vpl: Step impl: Completed
[09:40:27] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:40:28] Run run_link: Step vpl: Completed
Time (s): cpu = 00:08:08 ; elapsed = 05:29:38 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 140243 ; free virtual = 213857
INFO: [v++ 60-1443] [09:40:28] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 268
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.rtd -o /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [09:40:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 143045 ; free virtual = 216659
INFO: [v++ 60-1443] [09:40:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.rtd --append-section :JSON:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 2888 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 36388716 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 10878 bytes
Format : JSON
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 146859 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/snappy.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 38376 bytes
Format : RAW
File   : '/home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (36634123 bytes) to the output file: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:40:38] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 143010 ; free virtual = 216658
INFO: [v++ 60-1443] [09:40:38] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin.info --input /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [v++ 60-1441] [09:40:39] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 143011 ; free virtual = 216660
INFO: [v++ 60-1443] [09:40:39] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/link/run_link
INFO: [v++ 60-1441] [09:40:39] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.887 ; gain = 0.000 ; free physical = 143011 ; free virtual = 216660
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link/system_estimate_snappy.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.ltx
INFO: [v++ 60-586] Created snappy.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link/v++_link_snappy_guidance.html
	Timing Report: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/tests/test/build/data_compression/snappy/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/tests/test/build/data_compression/snappy/snappy.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 5h 31m 13s
INFO: [v++ 60-1653] Closing dispatch client.
rm -rf _x .Xil log report *.log
