<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/collin/documents/robojackets/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__rcc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_RCC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_RCC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx_8h.html">stm32f7xx.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR1_PLLSAIDIVR)</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t aRCC_PLLSAIDIVRPrescTable[4] = {2, 4, 8, 16};</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR1_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  uint32_t SYSCLK_Frequency;        </div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  uint32_t HCLK_Frequency;          </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t PCLK1_Frequency;         </div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  uint32_t PCLK2_Frequency;         </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;} LL_RCC_ClocksTypeDef;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define HSE_VALUE    25000000U  </span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define HSI_VALUE    16000000U  </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U     </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define LSI_VALUE    32000U     </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_CLOCK_VALUE)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define EXTERNAL_CLOCK_VALUE    12288000U </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_CLOCK_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     </span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYC             RCC_CIR_PLLI2SRDYC  </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYC             RCC_CIR_PLLSAIRDYC  </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYF             RCC_CIR_PLLI2SRDYF  </span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYF             RCC_CIR_PLLSAIRDYF  </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        </span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PORRSTF                 RCC_CSR_PORRSTF    </span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      </span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      </span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      </span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLI2SRDYIE            RCC_CIR_PLLI2SRDYIE   </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define LL_RCC_CIR_PLLSAIRDYIE            RCC_CIR_PLLSAIRDYIE   </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_0       </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_1       </span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (uint32_t)(RCC_CFGR_MCO1|0x00000000U)                    </span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_0 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_1 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO1|((RCC_CFGR_MCO1_1|RCC_CFGR_MCO1_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)(RCC_CFGR_MCO2|0x00000000U)                    </span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLLI2S           (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_0 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_1 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO2|((RCC_CFGR_MCO2_1|RCC_CFGR_MCO2_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  (uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)                       </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE_2 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_3                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_1) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_5                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE &gt;&gt; 16U))         </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_1                  (uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)                       </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_2                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE_2 &gt;&gt; 16U))       </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_3                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_0) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_4                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_1) &gt;&gt; 16U))       </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_RCC_MCO2_DIV_5                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE &gt;&gt; 16U))         </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_NOCLOCK                  0x00000000U             </span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_2                RCC_CFGR_RTCPRE_1       </span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_3                (RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_4                RCC_CFGR_RTCPRE_2       </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_5                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_6                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_7                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_8                RCC_CFGR_RTCPRE_3       </span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_9                (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_10               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_11               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_12               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_13               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_14               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_15               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_16               RCC_CFGR_RTCPRE_4       </span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_17               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_18               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_19               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_20               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_21               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_22               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_23               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_24               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3)       </span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_25               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_26               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_27               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_28               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       </span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_29               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_30               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_HSE_DIV_31               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (uint32_t)((RCC_DCKCFGR2_USART1SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_USART1SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART1SEL_0) </span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_USART1SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART1SEL_1) </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_USART1SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART1SEL)   </span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_USART2SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_USART2SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART2SEL_0) </span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_USART2SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART2SEL_1) </span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_USART2SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART2SEL)   </span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_USART3SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_USART3SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART3SEL_0) </span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_USART3SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART3SEL_1) </span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_USART3SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART3SEL)   </span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_PCLK2      (uint32_t)((RCC_DCKCFGR2_USART6SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_USART6SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART6SEL_0) </span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_USART6SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART6SEL_1) </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_USART6SEL &lt;&lt; 16U) | RCC_DCKCFGR2_USART6SEL)   </span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_UART4SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_UART4SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART4SEL_0) </span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_UART4SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART4SEL_1) </span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_UART4SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART4SEL)   </span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_UART5SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_UART5SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART5SEL_0) </span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_UART5SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART5SEL_1) </span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_UART5SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART5SEL)   </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_UART7SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_UART7SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART7SEL_0) </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_UART7SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART7SEL_1) </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_UART7SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART7SEL)   </span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_PCLK1      (uint32_t)((RCC_DCKCFGR2_UART8SEL &lt;&lt; 16U) | 0x00000000U)   </span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_SYSCLK     (uint32_t)((RCC_DCKCFGR2_UART8SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART8SEL_0) </span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_HSI        (uint32_t)((RCC_DCKCFGR2_UART8SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART8SEL_1) </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE_LSE        (uint32_t)((RCC_DCKCFGR2_UART8SEL &lt;&lt; 16U) | RCC_DCKCFGR2_UART8SEL)   </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)(RCC_DCKCFGR2_I2C1SEL|0x00000000U) </span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)(RCC_DCKCFGR2_I2C1SEL|(RCC_DCKCFGR2_I2C1SEL_0 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)(RCC_DCKCFGR2_I2C1SEL|(RCC_DCKCFGR2_I2C1SEL_1 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        (uint32_t)(RCC_DCKCFGR2_I2C2SEL|0x00000000U) </span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (uint32_t)(RCC_DCKCFGR2_I2C2SEL|(RCC_DCKCFGR2_I2C2SEL_0 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          (uint32_t)(RCC_DCKCFGR2_I2C2SEL|(RCC_DCKCFGR2_I2C2SEL_1 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)(RCC_DCKCFGR2_I2C3SEL|0x00000000U) </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)(RCC_DCKCFGR2_I2C3SEL|(RCC_DCKCFGR2_I2C3SEL_0 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)(RCC_DCKCFGR2_I2C3SEL|(RCC_DCKCFGR2_I2C3SEL_1 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#if defined(I2C4)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK1        (uint32_t)(RCC_DCKCFGR2_I2C4SEL|0x00000000U) </span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_SYSCLK       (uint32_t)(RCC_DCKCFGR2_I2C4SEL|(RCC_DCKCFGR2_I2C4SEL_0 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI          (uint32_t)(RCC_DCKCFGR2_I2C4SEL|(RCC_DCKCFGR2_I2C4SEL_1 &gt;&gt; 16U)) </span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1       0x00000000U                 </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI         RCC_DCKCFGR2_LPTIM1SEL_0    </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI         RCC_DCKCFGR2_LPTIM1SEL_1    </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE         (uint32_t)(RCC_DCKCFGR2_LPTIM1SEL_1 | RCC_DCKCFGR2_LPTIM1SEL_0)      </span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR1_SAI1SEL | 0x00000000U)                      </span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR1_SAI1SEL | (RCC_DCKCFGR1_SAI1SEL_0 &gt;&gt; 16U))  </span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR1_SAI1SEL | (RCC_DCKCFGR1_SAI1SEL_1 &gt;&gt; 16U))  </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#if defined(RCC_SAI1SEL_PLLSRC_SUPPORT)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR1_SAI1SEL | (RCC_DCKCFGR1_SAI1SEL &gt;&gt; 16U))    </span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_SAI1SEL_PLLSRC_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR1_SAI2SEL | 0x00000000U)                      </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR1_SAI2SEL | (RCC_DCKCFGR1_SAI2SEL_0 &gt;&gt; 16U))  </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR1_SAI2SEL | (RCC_DCKCFGR1_SAI2SEL_1 &gt;&gt; 16U))  </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#if defined(RCC_SAI2SEL_PLLSRC_SUPPORT)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR1_SAI2SEL | (RCC_DCKCFGR1_SAI2SEL &gt;&gt; 16U))    </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_SAI2SEL_PLLSRC_SUPPORT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLL48CLK       (uint32_t)(RCC_DCKCFGR2_SDMMC1SEL | 0x00000000U)                        </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_SYSCLK         (uint32_t)(RCC_DCKCFGR2_SDMMC1SEL | (RCC_DCKCFGR2_SDMMC1SEL &gt;&gt; 16U))    </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#if defined(SDMMC2)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE_PLL48CLK       (uint32_t)(RCC_DCKCFGR2_SDMMC2SEL | 0x00000000U)                        </span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE_SYSCLK         (uint32_t)(RCC_DCKCFGR2_SDMMC2SEL | (RCC_DCKCFGR2_SDMMC2SEL &gt;&gt; 16U))    </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL          0x00000000U            </span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLLSAI       RCC_DCKCFGR2_CK48MSEL  </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL          0x00000000U            </span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLLSAI       RCC_DCKCFGR2_CK48MSEL  </span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U           </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PLL          RCC_DCKCFGR2_DSISEL   </span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_LSE               0x00000000U                </span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488        RCC_DCKCFGR2_CECSEL        </span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PLLI2S           0x00000000U                </span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE_PIN              RCC_CFGR_I2SSRC            </span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLL             0x00000000U                </span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE_PLLSAI          RCC_DCKCFGR2_CK48MSEL      </span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1     0x00000000U                </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI2     RCC_DCKCFGR1_ADFSDM1SEL    </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2          0x00000000U                </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK         RCC_DCKCFGR1_DFSDM1SEL     </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_DCKCFGR2_USART1SEL </span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_DCKCFGR2_USART2SEL </span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_DCKCFGR2_USART3SEL </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_RCC_USART6_CLKSOURCE            RCC_DCKCFGR2_USART6SEL </span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE             RCC_DCKCFGR2_UART4SEL </span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE             RCC_DCKCFGR2_UART5SEL </span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define LL_RCC_UART7_CLKSOURCE             RCC_DCKCFGR2_UART7SEL </span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define LL_RCC_UART8_CLKSOURCE             RCC_DCKCFGR2_UART8SEL </span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              RCC_DCKCFGR2_I2C1SEL  </span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              RCC_DCKCFGR2_I2C2SEL  </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              RCC_DCKCFGR2_I2C3SEL  </span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#if defined(I2C4)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE              RCC_DCKCFGR2_I2C4SEL  </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* I2C4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_DCKCFGR2_LPTIM1SEL </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_DCKCFGR1_SAI1SEL </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_DCKCFGR1_SAI2SEL </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE            RCC_DCKCFGR2_SDMMC1SEL </span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#if defined(SDMMC2)</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC2_CLKSOURCE            RCC_DCKCFGR2_SDMMC2SEL </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR2_CK48MSEL </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_DCKCFGR2_CK48MSEL </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_DCKCFGR2_CK48MSEL </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define LL_RCC_CEC_CLKSOURCE               RCC_DCKCFGR2_CECSEL </span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define LL_RCC_I2S1_CLKSOURCE              RCC_CFGR_I2SSRC </span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_DCKCFGR1_ADFSDM1SEL </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_DCKCFGR1_DFSDM1SEL </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE               RCC_DCKCFGR2_DSISEL </span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE              RCC_DCKCFGR1_PLLSAIDIVR </span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">#define LL_RCC_SPDIFRX1_CLKSOURCE           RCC_PLLI2SCFGR_PLLI2SP </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U             </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE           RCC_BDCR_RTCSEL         </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define LL_RCC_TIM_PRESCALER_TWICE          0x00000000U                  </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define LL_RCC_TIM_PRESCALER_FOUR_TIMES     RCC_DCKCFGR1_TIMPRE          </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_4) </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_17                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_18                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_19                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_20                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_21                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_22                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_23                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_24                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_25                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_26                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_27                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_28                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_29                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_30                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_31                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_32                 (RCC_PLLCFGR_PLLM_5) </span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_33                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_34                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_35                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_36                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_37                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_38                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_39                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_40                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_41                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_42                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_43                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_44                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_45                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_46                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_47                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_48                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4) </span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_49                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_50                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_51                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_52                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_53                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_54                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_55                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_56                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) </span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_57                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_58                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_59                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_60                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) </span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_61                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_62                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_63                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_1)                     </span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  </span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_2)                     </span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  </span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR)                       </span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  0x00000000U            </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  RCC_PLLCFGR_PLLP_0     </span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  RCC_PLLCFGR_PLLP_1     </span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)   </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  RCC_PLLCFGR_PLLQ_1                      </span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  RCC_PLLCFGR_PLLQ_2                      </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  RCC_PLLCFGR_PLLQ_3                      </span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_9                  (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_10                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_11                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_12                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2) </span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_13                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_14                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) </span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_15                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) </span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define LL_RCC_SPREAD_SELECT_CENTER        0x00000000U                   </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define LL_RCC_SPREAD_SELECT_DOWN          RCC_SSCGR_SPREADSEL           </span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_2              RCC_PLLI2SCFGR_PLLI2SQ_1        </span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_3              (RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_4              RCC_PLLI2SCFGR_PLLI2SQ_2        </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_5              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_6              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_7              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_8              RCC_PLLI2SCFGR_PLLI2SQ_3        </span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_9              (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_10             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_11             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_12             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2)        </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_13             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_14             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SQ_DIV_15             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_1           0x00000000U                        </span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_2           RCC_DCKCFGR1_PLLI2SDIVQ_0          </span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_3           RCC_DCKCFGR1_PLLI2SDIVQ_1          </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_4           (RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_5           RCC_DCKCFGR1_PLLI2SDIVQ_2          </span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_6           (RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_7           (RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_8           (RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_9           RCC_DCKCFGR1_PLLI2SDIVQ_3          </span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_10          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_11          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_12          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_13          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_14          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_15          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_16          (RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_17          RCC_DCKCFGR1_PLLI2SDIVQ_4          </span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_18          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_19          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_20          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_21          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_22          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_23          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_24          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_25          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3)        </span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_26          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_27          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_28          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_29          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2)        </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_30          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_31          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1)        </span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SDIVQ_DIV_32          (RCC_DCKCFGR1_PLLI2SDIVQ_4 | RCC_DCKCFGR1_PLLI2SDIVQ_3 | RCC_DCKCFGR1_PLLI2SDIVQ_2 | RCC_DCKCFGR1_PLLI2SDIVQ_1 | RCC_DCKCFGR1_PLLI2SDIVQ_0)        </span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_2              RCC_PLLI2SCFGR_PLLI2SR_1                                     </span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_3              (RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_4              RCC_PLLI2SCFGR_PLLI2SR_2                                     </span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_5              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_6              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1)        </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SR_DIV_7              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SP)</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_2              0x00000000U            </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_4              RCC_PLLI2SCFGR_PLLI2SP_0        </span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_6              RCC_PLLI2SCFGR_PLLI2SP_1        </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_RCC_PLLI2SP_DIV_8              (RCC_PLLI2SCFGR_PLLI2SP_1 | RCC_PLLI2SCFGR_PLLI2SP_0)        </span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SP */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_2              RCC_PLLSAICFGR_PLLSAIQ_1        </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_3              (RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_4              RCC_PLLSAICFGR_PLLSAIQ_2        </span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_5              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_6              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_7              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_8              RCC_PLLSAICFGR_PLLSAIQ_3        </span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_9              (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_10             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_11             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_12             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2)        </span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_13             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_14             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        </span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIQ_DIV_15             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        </span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_1           0x00000000U               </span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_2           RCC_DCKCFGR1_PLLSAIDIVQ_0          </span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_3           RCC_DCKCFGR1_PLLSAIDIVQ_1          </span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_4           (RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_5           RCC_DCKCFGR1_PLLSAIDIVQ_2          </span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_6           (RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_7           (RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_8           (RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_9           RCC_DCKCFGR1_PLLSAIDIVQ_3          </span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_10          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_11          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_12          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_13          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_14          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_15          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_16          (RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_17          RCC_DCKCFGR1_PLLSAIDIVQ_4         </span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_18          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_19          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_20          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_21          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_22          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_23          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_24          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_25          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3)        </span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_26          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_27          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_28          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_29          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2)        </span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_30          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_31          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1)        </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVQ_DIV_32          (RCC_DCKCFGR1_PLLSAIDIVQ_4 | RCC_DCKCFGR1_PLLSAIDIVQ_3 | RCC_DCKCFGR1_PLLSAIDIVQ_2 | RCC_DCKCFGR1_PLLSAIDIVQ_1 | RCC_DCKCFGR1_PLLSAIDIVQ_0)        </span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIR)</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_2              RCC_PLLSAICFGR_PLLSAIR_1                                     </span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_3              (RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_4              RCC_PLLSAICFGR_PLLSAIR_2                                     </span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_5              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_6              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1)        </span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIR_DIV_7              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        </span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR1_PLLSAIDIVR)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_2           0x00000000U             </span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_4           RCC_DCKCFGR1_PLLSAIDIVR_0        </span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_8           RCC_DCKCFGR1_PLLSAIDIVR_1        </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIDIVR_DIV_16          (RCC_DCKCFGR1_PLLSAIDIVR_1 | RCC_DCKCFGR1_PLLSAIDIVR_0)        </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR1_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_2              0x00000000U               </span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_4              RCC_PLLSAICFGR_PLLSAIP_0        </span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_6              RCC_PLLSAICFGR_PLLSAIP_1        </span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAIP_DIV_8              (RCC_PLLSAICFGR_PLLSAIP_1 | RCC_PLLSAICFGR_PLLSAIP_0)        </span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor"></span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">                   ((((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLP_Pos ) + 1U) * 2U))</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">                   ((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos ))</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_DSI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">                   ((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos ))</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIQ__, __PLLSAIDIVQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">                   (((__PLLSAIQ__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIQ_Pos) * (((__PLLSAIDIVQ__) &gt;&gt; RCC_DCKCFGR1_PLLSAIDIVQ_Pos) + 1U)))</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">                   ((((__PLLSAIP__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U ) * 2U))</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI_LTDC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIR__, __PLLSAIDIVR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">                   (((__PLLSAIR__) &gt;&gt; RCC_PLLSAICFGR_PLLSAIR_Pos) * (aRCC_PLLSAIDIVRPrescTable[(__PLLSAIDIVR__) &gt;&gt; RCC_DCKCFGR1_PLLSAIDIVR_Pos])))</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SDIVQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">                   (((__PLLI2SQ__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SQ_Pos) * (((__PLLI2SDIVQ__) &gt;&gt; RCC_DCKCFGR1_PLLI2SDIVQ_Pos) + 1U)))</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor">                   ((((__PLLI2SP__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) * 2U))</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">                   ((__PLLI2SR__) &gt;&gt; RCC_PLLI2SCFGR_PLLI2SR_Pos))</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;{</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;}</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;{</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;}</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;{</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;}</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;{</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;}</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;{</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;}</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;{</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>));</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;}</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;{</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;}</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;{</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;}</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;{</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>));</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;}</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;{</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a>);</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;}</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;{</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, Value &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;{</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a>);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;}</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;{</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;}</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;{</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;}</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;{</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;}</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;{</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;}</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;{</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;{</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;}</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;{</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>));</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;{</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;}</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;{</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;}</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;{</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>));</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;}</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;{</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;}</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;{</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;{</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;}</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;{</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;}</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;{</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;}</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;{</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;{</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;}</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;{</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;}</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;{</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (MCOxSource &amp; 0xFFFF0000U) | (MCOxPrescaler &amp; 0xFFFF0000U),  (MCOxSource &lt;&lt; 16U) | (MCOxPrescaler &lt;&lt; 16U));</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;}</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;{</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;}</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;{</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, (UARTxSource &gt;&gt; 16U), (UARTxSource &amp; 0x0000FFFFU));</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;}</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;{</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, (I2CxSource &amp; 0xFFFF0000U),  (I2CxSource &lt;&lt; 16U));</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;}</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;{</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a>, LPTIMxSource);</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;}</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;{</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, (SAIxSource &amp; 0xFFFF0000U), (SAIxSource &lt;&lt; 16U));</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;}</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource)</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;{</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, (SDMMCxSource &amp; 0xFFFF0000U), (SDMMCxSource &lt;&lt; 16U));</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;}</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetCK48MClockSource(uint32_t CK48MxSource)</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;{</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a>, CK48MxSource);</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;}</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;{</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a>, RNGxSource);</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;}</div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;{</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a>, USBxSource);</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;}</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetCECClockSource(uint32_t Source)</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;{</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d1d7c774ade5c92eab4c21d56871d66">RCC_DCKCFGR2_CECSEL</a>, Source);</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;}</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetI2SClockSource(uint32_t Source)</div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;{</div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>, Source);</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;}</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetDSIClockSource(uint32_t Source)</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;{</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga98c5e92f32fbb9a25cc7771487c5190d">RCC_DCKCFGR2_DSISEL</a>, Source);</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;}</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;{</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0891561e20f1c68995baa19dedbb428e">RCC_DCKCFGR1_ADFSDM1SEL</a>, Source);</div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;}</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetDFSDMClockSource(uint32_t Source)</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;{</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gacaff418673446805e07880786508c975">RCC_DCKCFGR1_DFSDM1SEL</a>, Source);</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;}</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;{</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, USARTx) | (USARTx &lt;&lt; 16U));</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;}</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;{</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, UARTx) | (UARTx &lt;&lt; 16U));</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;}</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;{</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, I2Cx) &gt;&gt; 16U) | I2Cx);</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;}</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;{</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, <a class="code" href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a>));</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;}</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;{</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, SAIx) &gt;&gt; 16U | SAIx);</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;}</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx)</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;{</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, SDMMCx) &gt;&gt; 16U | SDMMCx);</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;}</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetCK48MClockSource(uint32_t CK48Mx)</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;{</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, CK48Mx));</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;}</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;{</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, RNGx));</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;}</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;{</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, USBx));</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;}</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;{</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, CECx));</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;}</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;</div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;{</div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, I2Sx));</div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;}</div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;{</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, DFSDMx));</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;}</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;</div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)</div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;{</div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, DFSDMx));</div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;}</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;</div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;</div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)</div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;{</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR2, DSIx));</div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;}</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;{</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;}</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;</div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;{</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;}</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;{</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;}</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;{</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;}</div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;{</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>));</div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;}</div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;{</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;}</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;{</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;}</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)</div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;{</div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>, Prescaler);</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;}</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;{</div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>));</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;}</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_SetTIMPrescaler(uint32_t Prescaler)</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;{</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga423027632ab6cdb73f6e17c72547aba1">RCC_DCKCFGR1_TIMPRE</a>, Prescaler);</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;}</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;</div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;__STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;{</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga423027632ab6cdb73f6e17c72547aba1">RCC_DCKCFGR1_TIMPRE</a>));</div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;}</div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;{</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;}</div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;{</div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;}</div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;{</div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>));</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;}</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;{</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>,</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;             Source | PLLM | PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a> | PLLP);</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;}</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;</div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;{</div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>,</div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;             Source | PLLM | PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a> | PLLQ);</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;}</div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;</div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;</div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;{</div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>,</div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;             Source | PLLM | PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a> | PLLR);</div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;}</div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;</div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;{</div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt;  <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;}</div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;</div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;{</div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>));</div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;}</div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;{</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>));</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;}</div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#if defined(RCC_PLLCFGR_PLLR)</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;</div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;{</div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>));</div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;}</div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLCFGR_PLLR */</span><span class="preprocessor"></span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;</div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;{</div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>));</div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;}</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;</div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;{</div><div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>));</div><div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;}</div><div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;</div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_ConfigSpreadSpectrum(uint32_t Mod, uint32_t Inc, uint32_t Sel)</div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;{</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>, Mod | (Inc &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>) | Sel);</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;}</div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;</div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetPeriodModulation(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;{</div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>));</div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;}</div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;</div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetStepIncrementation(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;{</div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a>);</div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;}</div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLL_GetSpreadSelection(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;{</div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>));</div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;}</div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_SpreadSpectrum_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;{</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>);</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;}</div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLL_SpreadSpectrum_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;{</div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SSCGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>);</div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;}</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;</div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;{</div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>);</div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;}</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;{</div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>);</div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;}</div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;{</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>));</div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;}</div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;</div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ, uint32_t PLLDIVQ)</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;{</div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78">RCC_PLLI2SCFGR_PLLI2SQ</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a> | PLLQ);</div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9619c2dc93910c8fc0695a7a8d4c0122">RCC_DCKCFGR1_PLLI2SDIVQ</a>, PLLDIVQ);</div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;}</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;</div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;{</div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ae67e2170f62c3f3158660cab848597">RCC_PLLI2SCFGR_PLLI2SP</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a> | PLLP);</div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;}</div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;</div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLI2S_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;{</div><div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a> | PLLR);</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;}</div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;</div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;{</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>);</div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;}</div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;</div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetQ(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;{</div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78">RCC_PLLI2SCFGR_PLLI2SQ</a>));</div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;}</div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;</div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;{</div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>));</div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;}</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;</div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#if defined(RCC_PLLI2SCFGR_PLLI2SP)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;</div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetP(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;{</div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3ae67e2170f62c3f3158660cab848597">RCC_PLLI2SCFGR_PLLI2SP</a>));</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;}</div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLI2SCFGR_PLLI2SP */</span><span class="preprocessor"></span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVQ(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;{</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9619c2dc93910c8fc0695a7a8d4c0122">RCC_DCKCFGR1_PLLI2SDIVQ</a>));</div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;}</div><div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLSAI_Enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;{</div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a>);</div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;}</div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLSAI_Disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;{</div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a>);</div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;}</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_IsReady(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;{</div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a>));</div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;}</div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLSAI_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ, uint32_t PLLDIVQ)</div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;{</div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga155627f8db4927361e1a1e6046b409dc">RCC_PLLSAICFGR_PLLSAIQ</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d80dccff119dd75f8060a692cdef9a4">RCC_PLLSAICFGR_PLLSAIN_Pos</a> | PLLQ);</div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gafd983d14b4cebb74fceca3398da68f6e">RCC_DCKCFGR1_PLLSAIDIVQ</a>, PLLDIVQ);</div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;}</div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;</div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLSAI_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;{</div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaee790c310f361344a46422193395094f">RCC_PLLSAICFGR_PLLSAIP</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d80dccff119dd75f8060a692cdef9a4">RCC_PLLSAICFGR_PLLSAIN_Pos</a> | PLLP);</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;}</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;</div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;</div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;{</div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaebe89c42110c8e2deca3268b7a4d9af1">RCC_PLLSAICFGR_PLLSAIR</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d80dccff119dd75f8060a692cdef9a4">RCC_PLLSAICFGR_PLLSAIN_Pos</a> | PLLR);</div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;  <a class="code" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga21068a929a8a6acc42fcb3da48b2afb5">RCC_DCKCFGR1_PLLSAIDIVR</a>, PLLDIVR);</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;}</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetN(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;{</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga4d80dccff119dd75f8060a692cdef9a4">RCC_PLLSAICFGR_PLLSAIN_Pos</a>);</div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;}</div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;</div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetQ(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;{</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga155627f8db4927361e1a1e6046b409dc">RCC_PLLSAICFGR_PLLSAIQ</a>));</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;}</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;</div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAICFGR_PLLSAIR)</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;{</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaebe89c42110c8e2deca3268b7a4d9af1">RCC_PLLSAICFGR_PLLSAIR</a>));</div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;}</div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAICFGR_PLLSAIR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetP(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;{</div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAICFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaee790c310f361344a46422193395094f">RCC_PLLSAICFGR_PLLSAIP</a>));</div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;}</div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVQ(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;{</div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#gafd983d14b4cebb74fceca3398da68f6e">RCC_DCKCFGR1_PLLSAIDIVQ</a>));</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;}</div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;</div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#if defined(RCC_DCKCFGR1_PLLSAIDIVR)</span></div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVR(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;{</div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DCKCFGR1, <a class="code" href="group___peripheral___registers___bits___definition.html#ga21068a929a8a6acc42fcb3da48b2afb5">RCC_DCKCFGR1_PLLSAIDIVR</a>));</div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;}</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_DCKCFGR1_PLLSAIDIVR */</span><span class="preprocessor"></span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;</div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;{</div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>);</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;}</div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;{</div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>);</div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;}</div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;{</div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>);</div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;}</div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;{</div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>);</div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;}</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;{</div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>);</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;}</div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;{</div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</a>);</div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;}</div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;</div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLSAIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;{</div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga425b11a624411ace33a1884128175f4f">RCC_CIR_PLLSAIRDYC</a>);</div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;}</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;</div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;{</div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>);</div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;}</div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;</div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;{</div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>));</div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;}</div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;</div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;{</div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>));</div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;}</div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;{</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>));</div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;}</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;</div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04761"></a><span class="lineno"> 4761</span>&#160;{</div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>));</div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;}</div><div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;</div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;{</div><div class="line"><a name="l04772"></a><span class="lineno"> 4772</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>));</div><div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;}</div><div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;</div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLI2SRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;{</div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>));</div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;}</div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;</div><div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;{</div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</a>));</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;}</div><div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;</div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;{</div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>));</div><div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;}</div><div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;</div><div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04811"></a><span class="lineno"> 4811</span>&#160;{</div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>));</div><div class="line"><a name="l04813"></a><span class="lineno"> 4813</span>&#160;}</div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;</div><div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;{</div><div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>));</div><div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;}</div><div class="line"><a name="l04824"></a><span class="lineno"> 4824</span>&#160;</div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;{</div><div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>));</div><div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;}</div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;</div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;{</div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>));</div><div class="line"><a name="l04843"></a><span class="lineno"> 4843</span>&#160;}</div><div class="line"><a name="l04844"></a><span class="lineno"> 4844</span>&#160;</div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;{</div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>));</div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;}</div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;</div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;{</div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>));</div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;}</div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;</div><div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;{</div><div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>));</div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;}</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;{</div><div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div><div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;}</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;</div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;{</div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;}</div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;</div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;{</div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;}</div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;</div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;{</div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;}</div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;</div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;{</div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;}</div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;</div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;{</div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;}</div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;</div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;{</div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>);</div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;}</div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;</div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLSAIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;{</div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;  <a class="code" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>);</div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;}</div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;</div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;{</div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>);</div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;}</div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;</div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;{</div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>);</div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;}</div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;</div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;{</div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>);</div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;}</div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;</div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;{</div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>);</div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;}</div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;</div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;{</div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>);</div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;}</div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;</div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;{</div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>);</div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;}</div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;</div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLSAIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;{</div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;  <a class="code" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>);</div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;}</div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;</div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;{</div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>));</div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;}</div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;</div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;{</div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>));</div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;}</div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;</div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;{</div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>));</div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;}</div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;</div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;{</div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>));</div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;}</div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;</div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;{</div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>));</div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;}</div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;</div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLI2SRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;{</div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>));</div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;}</div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;</div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAIRDY(<span class="keywordtype">void</span>)</div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;{</div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a>));</div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;}</div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;</div><div class="line"><a name="l05107"></a><span class="lineno"> 5107</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div><div class="line"><a name="l05108"></a><span class="lineno"> 5108</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div><div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);</div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;uint32_t    LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource);</div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div><div class="line"><a name="l05127"></a><span class="lineno"> 5127</span>&#160;uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div><div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;uint32_t    LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource);</div><div class="line"><a name="l05130"></a><span class="lineno"> 5130</span>&#160;uint32_t    LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource);</div><div class="line"><a name="l05131"></a><span class="lineno"> 5131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#if defined(CEC)</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);</div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CEC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;uint32_t    LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource);</div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#if defined(SPDIFRX)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;uint32_t    LL_RCC_GetSPDIFRXClockFreq(uint32_t SPDIFRXxSource);</div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;uint32_t    LL_RCC_GetDSIClockFreq(uint32_t DSIxSource);</div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;</div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;</div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160;</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;}</div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;</div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_RCC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;</div><div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10561</div></div>
<div class="ttc" id="group___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:204</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10640</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf6fd9fde5cf03700de4c304b9c5dfb7c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a></div><div class="ttdeci">#define RCC_SSCGR_MODPER</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11640</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga98c5e92f32fbb9a25cc7771487c5190d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga98c5e92f32fbb9a25cc7771487c5190d">RCC_DCKCFGR2_DSISEL</a></div><div class="ttdeci">#define RCC_DCKCFGR2_DSISEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11850</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11620</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11581</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10802</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11584</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2687fbf92acdf2984c142cd95ef4a2e4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2687fbf92acdf2984c142cd95ef4a2e4">RCC_PLLSAICFGR_PLLSAIN</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11686</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac5180ea88ae4019f4978db8f39052989"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5180ea88ae4019f4978db8f39052989">RCC_DCKCFGR2_CK48MSEL</a></div><div class="ttdeci">#define RCC_DCKCFGR2_CK48MSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11841</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10679</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10599</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacaff418673446805e07880786508c975"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacaff418673446805e07880786508c975">RCC_DCKCFGR1_DFSDM1SEL</a></div><div class="ttdeci">#define RCC_DCKCFGR1_DFSDM1SEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11765</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga423027632ab6cdb73f6e17c72547aba1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga423027632ab6cdb73f6e17c72547aba1">RCC_DCKCFGR1_TIMPRE</a></div><div class="ttdeci">#define RCC_DCKCFGR1_TIMPRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11762</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10536</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11590</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga425b11a624411ace33a1884128175f4f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga425b11a624411ace33a1884128175f4f">RCC_CIR_PLLSAIRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLSAIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10811</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe6e58efc5730641fd3282ba749e4d1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe6e58efc5730641fd3282ba749e4d1b">RCC_CR_PLLSAION</a></div><div class="ttdeci">#define RCC_CR_PLLSAION</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10582</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10814</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3ccb8964b640530f1080f9ea549d8133"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a></div><div class="ttdeci">#define RCC_CR_PLLI2SON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10576</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaee790c310f361344a46422193395094f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee790c310f361344a46422193395094f">RCC_PLLSAICFGR_PLLSAIP</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11698</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10805</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga73e79cc7236f5f76cb97c8012771e6bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLI2SRDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10808</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10564</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10778</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaea7017a347f40972bc457594991a5470"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaea7017a347f40972bc457594991a5470">RCC_CIR_PLLSAIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLSAIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10790</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10784</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10693</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11614</div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:1647</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad338d8663c078cf3d73e4bfaa44da093"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLI2SRDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10763</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:179</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11629</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5d43413fd6b17bd988ccae9e34296412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a></div><div class="ttdeci">#define RCC_CFGR_I2SSRC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10723</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10539</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab3cf5415c0debb40f8932d59677103a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11652</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaebe89c42110c8e2deca3268b7a4d9af1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaebe89c42110c8e2deca3268b7a4d9af1">RCC_PLLSAICFGR_PLLSAIR</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11710</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10611</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10748</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga21068a929a8a6acc42fcb3da48b2afb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21068a929a8a6acc42fcb3da48b2afb5">RCC_DCKCFGR1_PLLSAIDIVR</a></div><div class="ttdeci">#define RCC_DCKCFGR1_PLLSAIDIVR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11736</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11603</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0891561e20f1c68995baa19dedbb428e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0891561e20f1c68995baa19dedbb428e">RCC_DCKCFGR1_ADFSDM1SEL</a></div><div class="ttdeci">#define RCC_DCKCFGR1_ADFSDM1SEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11768</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad7c067c52ecd135252c691aad32c0b83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR_RTCPRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10707</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1ca3cbf69c7cce53e974316dbf38d3dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLI2SRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10787</div></div>
<div class="ttc" id="group___exported__macro_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:192</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10590</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga155627f8db4927361e1a1e6046b409dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga155627f8db4927361e1a1e6046b409dc">RCC_PLLSAICFGR_PLLSAIQ</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11703</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga9619c2dc93910c8fc0695a7a8d4c0122"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9619c2dc93910c8fc0695a7a8d4c0122">RCC_DCKCFGR1_PLLI2SDIVQ</a></div><div class="ttdeci">#define RCC_DCKCFGR1_PLLI2SDIVQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11718</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11600</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10660</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11626</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10616</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6685c7bd94a46c82c7ca69afa1707c39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a></div><div class="ttdeci">#define RCC_CSR_BORRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11617</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga68db5b1d90f9b62359888ed1175a0cef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11654</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11635</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11632</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11595</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga475ba3a1e935e2ea57c2a8be8d76c035"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga475ba3a1e935e2ea57c2a8be8d76c035">RCC_DCKCFGR2_LPTIM1SEL</a></div><div class="ttdeci">#define RCC_DCKCFGR2_LPTIM1SEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11833</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1eb6ab7cdd2569af23f9688384d577bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1eb6ab7cdd2569af23f9688384d577bb">RCC_CR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_CR_HSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10537</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10631</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10769</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10567</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga67ae770db9851f14ad7c14a693f0f6d3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a></div><div class="ttdeci">#define RCC_CR_HSICAL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10547</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga33085822ed319bf2549742043e56f55f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33085822ed319bf2549742043e56f55f">RCC_CIR_PLLSAIRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLSAIRDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10766</div></div>
<div class="ttc" id="stm32f7xx_8h_html"><div class="ttname"><a href="stm32f7xx_8h.html">stm32f7xx.h</a></div><div class="ttdoc">CMSIS STM32F7xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11608</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0c3d21c4f7d5bef1eff3f7e8184c5a78"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c3d21c4f7d5bef1eff3f7e8184c5a78">RCC_PLLI2SCFGR_PLLI2SQ</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11671</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab57d64642fb17fa0f3d90db47c7fb95d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab57d64642fb17fa0f3d90db47c7fb95d">RCC_CR_PLLSAIRDY</a></div><div class="ttdeci">#define RCC_CR_PLLSAIRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10585</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga837e2d7e2395ac45ebe2aea95ecde9bf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a></div><div class="ttdeci">#define RCC_CSR_PORRSTF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11623</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0f801e25eb841262467f54e7325b7806"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a></div><div class="ttdeci">#define RCC_SSCGR_INCSTEP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11643</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3ae67e2170f62c3f3158660cab848597"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ae67e2170f62c3f3158660cab848597">RCC_PLLI2SCFGR_PLLI2SP</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11666</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga7354703f289244a71753debf3ae26e46"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a></div><div class="ttdeci">#define RCC_CR_PLLI2SRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10579</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10751</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga392689f6486224a7f19d7ad0cd195687"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a></div><div class="ttdeci">#define RCC_SSCGR_SPREADSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11646</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafd983d14b4cebb74fceca3398da68f6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd983d14b4cebb74fceca3398da68f6e">RCC_DCKCFGR1_PLLSAIDIVQ</a></div><div class="ttdeci">#define RCC_DCKCFGR1_PLLSAIDIVQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11727</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10757</div></div>
<div class="ttc" id="group___exported__macro_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:196</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11587</div></div>
<div class="ttc" id="group___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> stm32f7xx.h:194</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10558</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4d1d7c774ade5c92eab4c21d56871d66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4d1d7c774ade5c92eab4c21d56871d66">RCC_DCKCFGR2_CECSEL</a></div><div class="ttdeci">#define RCC_DCKCFGR2_CECSEL</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11838</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0dee22588439c5aa7bc9ee69cb89cce9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0dee22588439c5aa7bc9ee69cb89cce9">RCC_SSCGR_INCSTEP_Pos</a></div><div class="ttdeci">#define RCC_SSCGR_INCSTEP_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11641</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10781</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10597</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10799</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11611</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10760</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10775</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10623</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10754</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10650</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10573</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10772</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10796</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10533</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4d80dccff119dd75f8060a692cdef9a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4d80dccff119dd75f8060a692cdef9a4">RCC_PLLSAICFGR_PLLSAIN_Pos</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11684</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10793</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaca19ae5be8263a15a6122f80820ddab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaca19ae5be8263a15a6122f80820ddab">RCC_CR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_CR_HSICAL_Pos</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10545</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8885c04bcb786b89e26f066f4ccf06e0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a></div><div class="ttdeci">#define RCC_SSCGR_SSCGEN</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11649</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0c599fc84dcde859974ed5b334e90f50"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SR</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:11678</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:10570</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__rcc_8h.html">stm32f7xx_ll_rcc.h</a></li>
    <li class="footer">Generated on Sun May 17 2020 18:39:49 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
