\hypertarget{classDMASequencer}{
\section{クラス DMASequencer}
\label{classDMASequencer}\index{DMASequencer@{DMASequencer}}
}


{\ttfamily \#include $<$DMASequencer.hh$>$}DMASequencerに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6cm]{classDMASequencer}
\end{center}
\end{figure}
\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef DMASequencerParams \hyperlink{classDMASequencer_a9827bc75ea7fc70f8a78d2545226f251}{Params}
\end{DoxyCompactItemize}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classDMASequencer_ac1df3c513bd70ee946eeead01f511cc8}{DMASequencer} (const \hyperlink{classDMASequencer_a9827bc75ea7fc70f8a78d2545226f251}{Params} $\ast$)
\item 
void \hyperlink{classDMASequencer_a02fd73d861ef2e4aabb38c0c9ff82947}{init} ()
\item 
RequestStatus \hyperlink{classDMASequencer_a23de6e3fbb2362f4410d435e3600d0f7}{makeRequest} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
bool \hyperlink{classDMASequencer_ae95edfbb78f3030b37041e8051eac019}{busy} ()
\item 
int \hyperlink{classDMASequencer_ae47593dc86baa86bf047ad1fbcdcceed}{outstandingCount} () const 
\item 
bool \hyperlink{classDMASequencer_a11ce018fbd3aa89624b06dbdafbd4ef9}{isDeadlockEventScheduled} () const 
\item 
void \hyperlink{classDMASequencer_a7c9a8861621a62055761f47310814762}{descheduleDeadlockEvent} ()
\item 
void \hyperlink{classDMASequencer_a09bba33767295e37f13886dd74b72d23}{dataCallback} (const \hyperlink{classDataBlock}{DataBlock} \&dblk)
\item 
void \hyperlink{classDMASequencer_ad9143b6ab846dfde9ff4bda44b19f749}{ackCallback} ()
\item 
void \hyperlink{classDMASequencer_a6a9c711db98e308367905995bf8ab52c}{recordRequestType} (DMASequencerRequestType requestType)
\end{DoxyCompactItemize}
\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{classDMASequencer_ac3acb51a52b90c6e61fdddba7434fd9b}{issueNext} ()
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classDMASequencer_a26268a7b4af6fad845b715a8b082ab8a}{m\_\-is\_\-busy}
\item 
uint64\_\-t \hyperlink{classDMASequencer_ab6ef6a22fa2f33fcb00664f27f3f1866}{m\_\-data\_\-block\_\-mask}
\item 
\hyperlink{structDMARequest}{DMARequest} \hyperlink{classDMASequencer_a87d1d4cc184a5195caafa5211a90e17f}{active\_\-request}
\end{DoxyCompactItemize}


\subsection{型定義}
\hypertarget{classDMASequencer_a9827bc75ea7fc70f8a78d2545226f251}{
\index{DMASequencer@{DMASequencer}!Params@{Params}}
\index{Params@{Params}!DMASequencer@{DMASequencer}}
\subsubsection[{Params}]{\setlength{\rightskip}{0pt plus 5cm}typedef DMASequencerParams {\bf Params}}}
\label{classDMASequencer_a9827bc75ea7fc70f8a78d2545226f251}


\hyperlink{classRubyPort_a73ffda3b6b10849321fd359baf61eb3c}{RubyPort}を再定義しています。

\subsection{コンストラクタとデストラクタ}
\hypertarget{classDMASequencer_ac1df3c513bd70ee946eeead01f511cc8}{
\index{DMASequencer@{DMASequencer}!DMASequencer@{DMASequencer}}
\index{DMASequencer@{DMASequencer}!DMASequencer@{DMASequencer}}
\subsubsection[{DMASequencer}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DMASequencer} (const {\bf Params} $\ast$ {\em p})}}
\label{classDMASequencer_ac1df3c513bd70ee946eeead01f511cc8}



\begin{DoxyCode}
37     : RubyPort(p)
38 {
39 }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classDMASequencer_ad9143b6ab846dfde9ff4bda44b19f749}{
\index{DMASequencer@{DMASequencer}!ackCallback@{ackCallback}}
\index{ackCallback@{ackCallback}!DMASequencer@{DMASequencer}}
\subsubsection[{ackCallback}]{\setlength{\rightskip}{0pt plus 5cm}void ackCallback ()}}
\label{classDMASequencer_ad9143b6ab846dfde9ff4bda44b19f749}



\begin{DoxyCode}
162 {
163     issueNext();
164 }
\end{DoxyCode}
\hypertarget{classDMASequencer_ae95edfbb78f3030b37041e8051eac019}{
\index{DMASequencer@{DMASequencer}!busy@{busy}}
\index{busy@{busy}!DMASequencer@{DMASequencer}}
\subsubsection[{busy}]{\setlength{\rightskip}{0pt plus 5cm}bool busy ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classDMASequencer_ae95edfbb78f3030b37041e8051eac019}



\begin{DoxyCode}
58 { return m_is_busy;}
\end{DoxyCode}
\hypertarget{classDMASequencer_a09bba33767295e37f13886dd74b72d23}{
\index{DMASequencer@{DMASequencer}!dataCallback@{dataCallback}}
\index{dataCallback@{dataCallback}!DMASequencer@{DMASequencer}}
\subsubsection[{dataCallback}]{\setlength{\rightskip}{0pt plus 5cm}void dataCallback (const {\bf DataBlock} \& {\em dblk})}}
\label{classDMASequencer_a09bba33767295e37f13886dd74b72d23}



\begin{DoxyCode}
146 {
147     assert(m_is_busy);
148     int len = active_request.bytes_issued - active_request.bytes_completed;
149     int offset = 0;
150     if (active_request.bytes_completed == 0)
151         offset = active_request.start_paddr & m_data_block_mask;
152     assert(!active_request.write);
153     if (active_request.data != NULL) {
154         memcpy(&active_request.data[active_request.bytes_completed],
155                dblk.getData(offset, len), len);
156     }
157     issueNext();
158 }
\end{DoxyCode}
\hypertarget{classDMASequencer_a7c9a8861621a62055761f47310814762}{
\index{DMASequencer@{DMASequencer}!descheduleDeadlockEvent@{descheduleDeadlockEvent}}
\index{descheduleDeadlockEvent@{descheduleDeadlockEvent}!DMASequencer@{DMASequencer}}
\subsubsection[{descheduleDeadlockEvent}]{\setlength{\rightskip}{0pt plus 5cm}void descheduleDeadlockEvent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classDMASequencer_a7c9a8861621a62055761f47310814762}


\hyperlink{classRubyPort_ae635736b1bd64144a8f1fc5f42948b21}{RubyPort}を実装しています。


\begin{DoxyCode}
61 {}
\end{DoxyCode}
\hypertarget{classDMASequencer_a02fd73d861ef2e4aabb38c0c9ff82947}{
\index{DMASequencer@{DMASequencer}!init@{init}}
\index{init@{init}!DMASequencer@{DMASequencer}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void init ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classDMASequencer_a02fd73d861ef2e4aabb38c0c9ff82947}
\hyperlink{classDMASequencer_a02fd73d861ef2e4aabb38c0c9ff82947}{init()} is called after all C++ SimObjects have been created and all ports are connected. Initializations that are independent of unserialization but rely on a fully instantiated and connected \hyperlink{classSimObject}{SimObject} graph should be done here. 

\hyperlink{classRubyPort_a02fd73d861ef2e4aabb38c0c9ff82947}{RubyPort}を再定義しています。


\begin{DoxyCode}
43 {
44     RubyPort::init();
45     m_is_busy = false;
46     m_data_block_mask = ~ (~0 << RubySystem::getBlockSizeBits());
47 }
\end{DoxyCode}
\hypertarget{classDMASequencer_a11ce018fbd3aa89624b06dbdafbd4ef9}{
\index{DMASequencer@{DMASequencer}!isDeadlockEventScheduled@{isDeadlockEventScheduled}}
\index{isDeadlockEventScheduled@{isDeadlockEventScheduled}!DMASequencer@{DMASequencer}}
\subsubsection[{isDeadlockEventScheduled}]{\setlength{\rightskip}{0pt plus 5cm}bool isDeadlockEventScheduled () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classDMASequencer_a11ce018fbd3aa89624b06dbdafbd4ef9}


\hyperlink{classRubyPort_a24d37c70faaaf126b544c2d46ea70ce2}{RubyPort}を実装しています。


\begin{DoxyCode}
60 { return false; }
\end{DoxyCode}
\hypertarget{classDMASequencer_ac3acb51a52b90c6e61fdddba7434fd9b}{
\index{DMASequencer@{DMASequencer}!issueNext@{issueNext}}
\index{issueNext@{issueNext}!DMASequencer@{DMASequencer}}
\subsubsection[{issueNext}]{\setlength{\rightskip}{0pt plus 5cm}void issueNext ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classDMASequencer_ac3acb51a52b90c6e61fdddba7434fd9b}



\begin{DoxyCode}
96 {
97     assert(m_is_busy);
98     active_request.bytes_completed = active_request.bytes_issued;
99     if (active_request.len == active_request.bytes_completed) {
100         //
101         // Must unset the busy flag before calling back the dma port because
102         // the callback may cause a previously nacked request to be reissued
103         //
104         DPRINTF(RubyDma, "DMA request completed\n");
105         m_is_busy = false;
106         ruby_hit_callback(active_request.pkt);
107         return;
108     }
109 
110     SequencerMsg *msg = new SequencerMsg(clockEdge());
111     msg->getPhysicalAddress() = Address(active_request.start_paddr +
112                                        active_request.bytes_completed);
113 
114     assert((msg->getPhysicalAddress().getAddress() & m_data_block_mask) == 0);
115     msg->getLineAddress() = line_address(msg->getPhysicalAddress());
116 
117     msg->getType() = (active_request.write ? SequencerRequestType_ST :
118                      SequencerRequestType_LD);
119 
120     msg->getLen() =
121         (active_request.len -
122          active_request.bytes_completed < RubySystem::getBlockSizeBytes() ?
123          active_request.len - active_request.bytes_completed :
124          RubySystem::getBlockSizeBytes());
125 
126     if (active_request.write) {
127         msg->getDataBlk().
128             setData(&active_request.data[active_request.bytes_completed],
129                     0, msg->getLen());
130         msg->getType() = SequencerRequestType_ST;
131     } else {
132         msg->getType() = SequencerRequestType_LD;
133     }
134 
135     assert(m_mandatory_q_ptr != NULL);
136     m_mandatory_q_ptr->enqueue(msg);
137     active_request.bytes_issued += msg->getLen();
138     DPRINTF(RubyDma, 
139             "DMA request bytes issued %d, bytes completed %d, total len %d\n",
140             active_request.bytes_issued, active_request.bytes_completed,
141             active_request.len);
142 }
\end{DoxyCode}
\hypertarget{classDMASequencer_a23de6e3fbb2362f4410d435e3600d0f7}{
\index{DMASequencer@{DMASequencer}!makeRequest@{makeRequest}}
\index{makeRequest@{makeRequest}!DMASequencer@{DMASequencer}}
\subsubsection[{makeRequest}]{\setlength{\rightskip}{0pt plus 5cm}RequestStatus makeRequest ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classDMASequencer_a23de6e3fbb2362f4410d435e3600d0f7}


\hyperlink{classRubyPort_a596adbddbc1059f06e3989f743f2ed3e}{RubyPort}を実装しています。


\begin{DoxyCode}
51 {
52     if (m_is_busy) {
53         return RequestStatus_BufferFull;
54     }
55 
56     uint64_t paddr = pkt->getAddr();
57     uint8_t* data =  pkt->getPtr<uint8_t>(true);
58     int len = pkt->getSize();
59     bool write = pkt->isWrite();
60 
61     assert(!m_is_busy);  // only support one outstanding DMA request
62     m_is_busy = true;
63 
64     active_request.start_paddr = paddr;
65     active_request.write = write;
66     active_request.data = data;
67     active_request.len = len;
68     active_request.bytes_completed = 0;
69     active_request.bytes_issued = 0;
70     active_request.pkt = pkt;
71 
72     SequencerMsg *msg = new SequencerMsg(clockEdge());
73     msg->getPhysicalAddress() = Address(paddr);
74     msg->getLineAddress() = line_address(msg->getPhysicalAddress());
75     msg->getType() = write ? SequencerRequestType_ST : SequencerRequestType_LD;
76     int offset = paddr & m_data_block_mask;
77 
78     msg->getLen() = (offset + len) <= RubySystem::getBlockSizeBytes() ?
79         len : RubySystem::getBlockSizeBytes() - offset;
80 
81     if (write && (data != NULL)) {
82         if (active_request.data != NULL) {
83             msg->getDataBlk().setData(data, offset, msg->getLen());
84         }
85     }
86 
87     assert(m_mandatory_q_ptr != NULL);
88     m_mandatory_q_ptr->enqueue(msg);
89     active_request.bytes_issued += msg->getLen();
90 
91     return RequestStatus_Issued;
92 }
\end{DoxyCode}
\hypertarget{classDMASequencer_ae47593dc86baa86bf047ad1fbcdcceed}{
\index{DMASequencer@{DMASequencer}!outstandingCount@{outstandingCount}}
\index{outstandingCount@{outstandingCount}!DMASequencer@{DMASequencer}}
\subsubsection[{outstandingCount}]{\setlength{\rightskip}{0pt plus 5cm}int outstandingCount () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classDMASequencer_ae47593dc86baa86bf047ad1fbcdcceed}


\hyperlink{classRubyPort_a366b0b3d8b8a08b7066f1b98c1b40b85}{RubyPort}を実装しています。


\begin{DoxyCode}
59 { return (m_is_busy ? 1 : 0); }
\end{DoxyCode}
\hypertarget{classDMASequencer_a6a9c711db98e308367905995bf8ab52c}{
\index{DMASequencer@{DMASequencer}!recordRequestType@{recordRequestType}}
\index{recordRequestType@{recordRequestType}!DMASequencer@{DMASequencer}}
\subsubsection[{recordRequestType}]{\setlength{\rightskip}{0pt plus 5cm}void recordRequestType (DMASequencerRequestType {\em requestType})}}
\label{classDMASequencer_a6a9c711db98e308367905995bf8ab52c}



\begin{DoxyCode}
167                                                                    {
168     DPRINTF(RubyStats, "Recorded statistic: %s\n",
169             DMASequencerRequestType_to_string(requestType));
170 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classDMASequencer_a87d1d4cc184a5195caafa5211a90e17f}{
\index{DMASequencer@{DMASequencer}!active\_\-request@{active\_\-request}}
\index{active\_\-request@{active\_\-request}!DMASequencer@{DMASequencer}}
\subsubsection[{active\_\-request}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DMARequest} {\bf active\_\-request}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classDMASequencer_a87d1d4cc184a5195caafa5211a90e17f}
\hypertarget{classDMASequencer_ab6ef6a22fa2f33fcb00664f27f3f1866}{
\index{DMASequencer@{DMASequencer}!m\_\-data\_\-block\_\-mask@{m\_\-data\_\-block\_\-mask}}
\index{m\_\-data\_\-block\_\-mask@{m\_\-data\_\-block\_\-mask}!DMASequencer@{DMASequencer}}
\subsubsection[{m\_\-data\_\-block\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t {\bf m\_\-data\_\-block\_\-mask}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classDMASequencer_ab6ef6a22fa2f33fcb00664f27f3f1866}
\hypertarget{classDMASequencer_a26268a7b4af6fad845b715a8b082ab8a}{
\index{DMASequencer@{DMASequencer}!m\_\-is\_\-busy@{m\_\-is\_\-busy}}
\index{m\_\-is\_\-busy@{m\_\-is\_\-busy}!DMASequencer@{DMASequencer}}
\subsubsection[{m\_\-is\_\-busy}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf m\_\-is\_\-busy}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classDMASequencer_a26268a7b4af6fad845b715a8b082ab8a}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/ruby/system/\hyperlink{DMASequencer_8hh}{DMASequencer.hh}\item 
mem/ruby/system/\hyperlink{DMASequencer_8cc}{DMASequencer.cc}\end{DoxyCompactItemize}
