#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55976a180ef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55976a17b820 .scope module, "falling_sand_game_top" "falling_sand_game_top" 3 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 4 "vga_red_o";
    .port_info 5 /OUTPUT 4 "vga_blue_o";
    .port_info 6 /OUTPUT 4 "vga_green_o";
P_0x55976a1825f0 .param/l "ACTIVE_COLUMNS" 0 3 9, +C4<00000000000000000000001010000000>;
P_0x55976a182630 .param/l "ACTIVE_ROWS" 0 3 10, +C4<00000000000000000000000111100000>;
P_0x55976a182670 .param/l "VRAM_ADDR_WIDTH" 0 3 7, +C4<00000000000000000000000000010011>;
P_0x55976a1826b0 .param/l "VRAM_DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000000001>;
L_0x7f2dd5f4b4e0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55976a1a2fe0_0 .net/2u *"_ivl_0", 3 0, L_0x7f2dd5f4b4e0;  1 drivers
L_0x7f2dd5f4b600 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55976a1a30e0_0 .net/2u *"_ivl_12", 3 0, L_0x7f2dd5f4b600;  1 drivers
L_0x7f2dd5f4b648 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a31c0_0 .net/2u *"_ivl_14", 3 0, L_0x7f2dd5f4b648;  1 drivers
L_0x7f2dd5f4b528 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a3280_0 .net/2u *"_ivl_2", 3 0, L_0x7f2dd5f4b528;  1 drivers
L_0x7f2dd5f4b570 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55976a1a3360_0 .net/2u *"_ivl_6", 3 0, L_0x7f2dd5f4b570;  1 drivers
L_0x7f2dd5f4b5b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a3440_0 .net/2u *"_ivl_8", 3 0, L_0x7f2dd5f4b5b8;  1 drivers
o0x7f2dd5f94048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55976a1a3520_0 .net "clk_i", 0 0, o0x7f2dd5f94048;  0 drivers
v0x55976a1a35c0_0 .net "hsync", 0 0, L_0x55976a1b9660;  1 drivers
v0x55976a1a3660_0 .var "hsync_o", 0 0;
v0x55976a1a3700_0 .net "pixel_count", 18 0, v0x55976a1a1a30_0;  1 drivers
v0x55976a1a37c0_0 .net "pixel_x", 9 0, v0x55976a1a1ee0_0;  1 drivers
v0x55976a1a3880_0 .net "pixel_y", 8 0, v0x55976a1a1fc0_0;  1 drivers
o0x7f2dd5f94738 .functor BUFZ 1, C4<z>; HiZ drive
v0x55976a1a3950_0 .net "reset_i", 0 0, o0x7f2dd5f94738;  0 drivers
v0x55976a1a3a20_0 .net "vga_blue_o", 3 0, L_0x55976a1ba2c0;  1 drivers
v0x55976a1a3ac0_0 .net "vga_green_o", 3 0, L_0x55976a1ba3b0;  1 drivers
v0x55976a1a3ba0_0 .net "vga_red_o", 3 0, L_0x55976a1ba180;  1 drivers
v0x55976a1a3c80_0 .net "video_en", 0 0, L_0x55976a1b9a80;  1 drivers
v0x55976a1a3d50_0 .net "vram_read_data", 0 0, L_0x55976a1ba070;  1 drivers
v0x55976a1a3e20_0 .var "vram_write_address", 18 0;
v0x55976a1a3ef0_0 .var "vram_write_data", 0 0;
v0x55976a1a3fc0_0 .var "vram_write_en", 0 0;
v0x55976a1a4090_0 .net "vsync", 0 0, L_0x55976a1b8ef0;  1 drivers
v0x55976a1a4160_0 .var "vsync_o", 0 0;
L_0x55976a1ba180 .functor MUXZ 4, L_0x7f2dd5f4b528, L_0x7f2dd5f4b4e0, L_0x55976a1b9a80, C4<>;
L_0x55976a1ba2c0 .functor MUXZ 4, L_0x7f2dd5f4b5b8, L_0x7f2dd5f4b570, L_0x55976a1b9a80, C4<>;
L_0x55976a1ba3b0 .functor MUXZ 4, L_0x7f2dd5f4b648, L_0x7f2dd5f4b600, L_0x55976a1b9a80, C4<>;
S_0x55976a181730 .scope module, "SYNC_PULSE_GENERATOR" "sync_pulse_generator" 3 23, 4 4 0, S_0x55976a17b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 1 "video_en_o";
    .port_info 5 /OUTPUT 10 "x_o";
    .port_info 6 /OUTPUT 9 "y_o";
    .port_info 7 /OUTPUT 19 "pixel_o";
P_0x55976a180760 .param/l "ACTIVE_COLUMNS" 0 4 8, +C4<00000000000000000000001010000000>;
P_0x55976a1807a0 .param/l "ACTIVE_ROWS" 0 4 9, +C4<00000000000000000000000111100000>;
P_0x55976a1807e0 .param/l "BACK_PORCH_HORIZONTAL" 0 4 12, +C4<00000000000000000000000000110000>;
P_0x55976a180820 .param/l "BACK_PORCH_VERTICAL" 0 4 13, +C4<00000000000000000000000000100001>;
P_0x55976a180860 .param/l "FRONT_PORCH_HORIZONTAL" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x55976a1808a0 .param/l "FRONT_PORCH_VERTICAL" 0 4 11, +C4<00000000000000000000000000001010>;
P_0x55976a1808e0 .param/l "TOTAL_COLUMNS" 0 4 6, +C4<00000000000000000000001100100000>;
P_0x55976a180920 .param/l "TOTAL_ROWS" 0 4 7, +C4<00000000000000000000001000001101>;
L_0x55976a183300 .functor OR 1, L_0x55976a1b89b0, L_0x55976a1b8c60, C4<0>, C4<0>;
L_0x55976a172460 .functor OR 1, L_0x55976a1b9200, L_0x55976a1b94d0, C4<0>, C4<0>;
L_0x55976a1b9a80 .functor AND 1, L_0x55976a1b9940, L_0x55976a1b9be0, C4<1>, C4<1>;
v0x55976a117750_0 .net *"_ivl_0", 31 0, L_0x55976a1a8820;  1 drivers
L_0x7f2dd5f4b0a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1834a0_0 .net *"_ivl_11", 21 0, L_0x7f2dd5f4b0a8;  1 drivers
L_0x7f2dd5f4b0f0 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v0x55976a172580_0 .net/2u *"_ivl_12", 31 0, L_0x7f2dd5f4b0f0;  1 drivers
v0x55976a19fed0_0 .net *"_ivl_14", 0 0, L_0x55976a1b8c60;  1 drivers
v0x55976a19ff90_0 .net *"_ivl_16", 0 0, L_0x55976a183300;  1 drivers
L_0x7f2dd5f4b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a00c0_0 .net/2u *"_ivl_18", 0 0, L_0x7f2dd5f4b138;  1 drivers
L_0x7f2dd5f4b180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55976a1a01a0_0 .net/2u *"_ivl_20", 0 0, L_0x7f2dd5f4b180;  1 drivers
v0x55976a1a0280_0 .net *"_ivl_24", 31 0, L_0x55976a1b90d0;  1 drivers
L_0x7f2dd5f4b1c8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0360_0 .net *"_ivl_27", 21 0, L_0x7f2dd5f4b1c8;  1 drivers
L_0x7f2dd5f4b210 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0440_0 .net/2u *"_ivl_28", 31 0, L_0x7f2dd5f4b210;  1 drivers
L_0x7f2dd5f4b018 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0520_0 .net *"_ivl_3", 21 0, L_0x7f2dd5f4b018;  1 drivers
v0x55976a1a0600_0 .net *"_ivl_30", 0 0, L_0x55976a1b9200;  1 drivers
v0x55976a1a06c0_0 .net *"_ivl_32", 31 0, L_0x55976a1b9340;  1 drivers
L_0x7f2dd5f4b258 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a07a0_0 .net *"_ivl_35", 21 0, L_0x7f2dd5f4b258;  1 drivers
L_0x7f2dd5f4b2a0 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0880_0 .net/2u *"_ivl_36", 31 0, L_0x7f2dd5f4b2a0;  1 drivers
v0x55976a1a0960_0 .net *"_ivl_38", 0 0, L_0x55976a1b94d0;  1 drivers
L_0x7f2dd5f4b060 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0a20_0 .net/2u *"_ivl_4", 31 0, L_0x7f2dd5f4b060;  1 drivers
v0x55976a1a0b00_0 .net *"_ivl_40", 0 0, L_0x55976a172460;  1 drivers
L_0x7f2dd5f4b2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0be0_0 .net/2u *"_ivl_42", 0 0, L_0x7f2dd5f4b2e8;  1 drivers
L_0x7f2dd5f4b330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0cc0_0 .net/2u *"_ivl_44", 0 0, L_0x7f2dd5f4b330;  1 drivers
v0x55976a1a0da0_0 .net *"_ivl_48", 31 0, L_0x55976a1b9850;  1 drivers
L_0x7f2dd5f4b378 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0e80_0 .net *"_ivl_51", 21 0, L_0x7f2dd5f4b378;  1 drivers
L_0x7f2dd5f4b3c0 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a0f60_0 .net/2u *"_ivl_52", 31 0, L_0x7f2dd5f4b3c0;  1 drivers
v0x55976a1a1040_0 .net *"_ivl_54", 0 0, L_0x55976a1b9940;  1 drivers
v0x55976a1a1100_0 .net *"_ivl_56", 31 0, L_0x55976a1b9af0;  1 drivers
L_0x7f2dd5f4b408 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a11e0_0 .net *"_ivl_59", 21 0, L_0x7f2dd5f4b408;  1 drivers
v0x55976a1a12c0_0 .net *"_ivl_6", 0 0, L_0x55976a1b89b0;  1 drivers
L_0x7f2dd5f4b450 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a1380_0 .net/2u *"_ivl_60", 31 0, L_0x7f2dd5f4b450;  1 drivers
v0x55976a1a1460_0 .net *"_ivl_62", 0 0, L_0x55976a1b9be0;  1 drivers
v0x55976a1a1520_0 .net *"_ivl_8", 31 0, L_0x55976a1b8b20;  1 drivers
v0x55976a1a1600_0 .net "clk_i", 0 0, o0x7f2dd5f94048;  alias, 0 drivers
v0x55976a1a16a0_0 .var "column_count", 9 0;
v0x55976a1a1760_0 .net "hsync_o", 0 0, L_0x55976a1b9660;  alias, 1 drivers
v0x55976a1a1a30_0 .var "pixel_o", 18 0;
v0x55976a1a1b10_0 .net "reset_i", 0 0, o0x7f2dd5f94738;  alias, 0 drivers
v0x55976a1a1bd0_0 .var "row_count", 9 0;
v0x55976a1a1cb0_0 .net "sync_pulse_clk", 0 0, v0x55976a150270_0;  1 drivers
v0x55976a1a1d80_0 .net "video_en_o", 0 0, L_0x55976a1b9a80;  alias, 1 drivers
v0x55976a1a1e20_0 .net "vsync_o", 0 0, L_0x55976a1b8ef0;  alias, 1 drivers
v0x55976a1a1ee0_0 .var "x_o", 9 0;
v0x55976a1a1fc0_0 .var "y_o", 8 0;
E_0x55976a13afb0 .event posedge, v0x55976a150270_0;
L_0x55976a1a8820 .concat [ 10 22 0 0], v0x55976a1a1bd0_0, L_0x7f2dd5f4b018;
L_0x55976a1b89b0 .cmp/gt 32, L_0x7f2dd5f4b060, L_0x55976a1a8820;
L_0x55976a1b8b20 .concat [ 10 22 0 0], v0x55976a1a1bd0_0, L_0x7f2dd5f4b0a8;
L_0x55976a1b8c60 .cmp/gt 32, L_0x55976a1b8b20, L_0x7f2dd5f4b0f0;
L_0x55976a1b8ef0 .functor MUXZ 1, L_0x7f2dd5f4b180, L_0x7f2dd5f4b138, L_0x55976a183300, C4<>;
L_0x55976a1b90d0 .concat [ 10 22 0 0], v0x55976a1a16a0_0, L_0x7f2dd5f4b1c8;
L_0x55976a1b9200 .cmp/gt 32, L_0x7f2dd5f4b210, L_0x55976a1b90d0;
L_0x55976a1b9340 .concat [ 10 22 0 0], v0x55976a1a16a0_0, L_0x7f2dd5f4b258;
L_0x55976a1b94d0 .cmp/gt 32, L_0x55976a1b9340, L_0x7f2dd5f4b2a0;
L_0x55976a1b9660 .functor MUXZ 1, L_0x7f2dd5f4b330, L_0x7f2dd5f4b2e8, L_0x55976a172460, C4<>;
L_0x55976a1b9850 .concat [ 10 22 0 0], v0x55976a1a16a0_0, L_0x7f2dd5f4b378;
L_0x55976a1b9940 .cmp/gt 32, L_0x7f2dd5f4b3c0, L_0x55976a1b9850;
L_0x55976a1b9af0 .concat [ 10 22 0 0], v0x55976a1a1bd0_0, L_0x7f2dd5f4b408;
L_0x55976a1b9be0 .cmp/gt 32, L_0x7f2dd5f4b450, L_0x55976a1b9af0;
S_0x55976a181fb0 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 4 24, 5 4 0, S_0x55976a181730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x55976a12add0_0 .var "clk_count", 0 0;
v0x55976a150400_0 .net "clk_i", 0 0, o0x7f2dd5f94048;  alias, 0 drivers
v0x55976a150270_0 .var "clk_o", 0 0;
E_0x55976a183410 .event posedge, v0x55976a150400_0;
S_0x55976a1a21a0 .scope module, "VRAM_RAM" "register_file" 3 42, 6 4 0, S_0x55976a17b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 19 "write_address_i";
    .port_info 3 /INPUT 19 "read_address_i";
    .port_info 4 /INPUT 1 "write_data_i";
    .port_info 5 /OUTPUT 1 "read_data_o";
P_0x55976a1a2350 .param/l "ADDR_WIDTH" 0 6 6, +C4<00000000000000000000000000010011>;
P_0x55976a1a2390 .param/l "DATA_WIDTH" 0 6 7, +C4<00000000000000000000000000000001>;
P_0x55976a1a23d0 .param/str "ROM_FILE" 0 6 8, "vram.mem";
L_0x55976a1ba070 .functor BUFZ 1, L_0x55976a1b9e90, C4<0>, C4<0>, C4<0>;
v0x55976a1a2610_0 .net *"_ivl_0", 0 0, L_0x55976a1b9e90;  1 drivers
v0x55976a1a2710_0 .net *"_ivl_2", 20 0, L_0x55976a1b9f30;  1 drivers
L_0x7f2dd5f4b498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55976a1a27f0_0 .net *"_ivl_5", 1 0, L_0x7f2dd5f4b498;  1 drivers
v0x55976a1a28e0_0 .net "clk_i", 0 0, o0x7f2dd5f94048;  alias, 0 drivers
v0x55976a1a29d0_0 .net "read_address_i", 18 0, v0x55976a1a1a30_0;  alias, 1 drivers
v0x55976a1a2ae0_0 .net "read_data_o", 0 0, L_0x55976a1ba070;  alias, 1 drivers
v0x55976a1a2ba0 .array "rom", 524287 0, 0 0;
v0x55976a1a2c60_0 .net "write_address_i", 18 0, v0x55976a1a3e20_0;  1 drivers
v0x55976a1a2d40_0 .net "write_data_i", 0 0, v0x55976a1a3ef0_0;  1 drivers
v0x55976a1a2e20_0 .net "write_en", 0 0, v0x55976a1a3fc0_0;  1 drivers
L_0x55976a1b9e90 .array/port v0x55976a1a2ba0, L_0x55976a1b9f30;
L_0x55976a1b9f30 .concat [ 19 2 0 0], v0x55976a1a1a30_0, L_0x7f2dd5f4b498;
S_0x55976a178900 .scope module, "sand_cell" "sand_cell" 7 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 8 "cell_status";
    .port_info 3 /INPUT 8 "current_address_i";
    .port_info 4 /OUTPUT 8 "write_address_o";
    .port_info 5 /OUTPUT 8 "write_data_o";
P_0x55976a17f990 .param/l "ADDR_WIDTH" 0 7 6, +C4<00000000000000000000000000001000>;
P_0x55976a17f9d0 .param/l "DATA_WIDTH" 0 7 7, +C4<00000000000000000000000000001000>;
o0x7f2dd5f94fa8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55976a1a42e0_0 .net "cell_status", 7 0, o0x7f2dd5f94fa8;  0 drivers
o0x7f2dd5f94fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55976a1a43e0_0 .net "clk_i", 0 0, o0x7f2dd5f94fd8;  0 drivers
o0x7f2dd5f95008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55976a1a44a0_0 .net "current_address_i", 7 0, o0x7f2dd5f95008;  0 drivers
v0x55976a1a4590_0 .var "write_address_o", 7 0;
v0x55976a1a4670_0 .var "write_data_o", 7 0;
o0x7f2dd5f95098 .functor BUFZ 1, C4<z>; HiZ drive
v0x55976a1a47a0_0 .net "write_en", 0 0, o0x7f2dd5f95098;  0 drivers
E_0x55976a154120 .event edge, v0x55976a1a42e0_0;
S_0x55976a17dc20 .scope module, "sync_pulse_generator_tb" "sync_pulse_generator_tb" 8 5;
 .timescale -9 -12;
P_0x55976a155cc0 .param/l "ACTIVE_COLUMNS" 0 8 11, +C4<00000000000000000000001010000000>;
P_0x55976a155d00 .param/l "ACTIVE_ROWS" 0 8 12, +C4<00000000000000000000000111100000>;
P_0x55976a155d40 .param/l "BACK_PORCH_HORIZONTAL" 0 8 15, +C4<00000000000000000000000000110000>;
P_0x55976a155d80 .param/l "BACK_PORCH_VERTICAL" 0 8 16, +C4<00000000000000000000000000100001>;
P_0x55976a155dc0 .param/l "CLK_PERIOD_NS" 0 8 7, +C4<00000000000000000000000000001010>;
P_0x55976a155e00 .param/l "FRONT_PORCH_HORIZONTAL" 0 8 13, +C4<00000000000000000000000000010000>;
P_0x55976a155e40 .param/l "FRONT_PORCH_VERTICAL" 0 8 14, +C4<00000000000000000000000000001010>;
P_0x55976a155e80 .param/l "TOTAL_COLUMNS" 0 8 9, +C4<00000000000000000000001100100000>;
P_0x55976a155ec0 .param/l "TOTAL_ROWS" 0 8 10, +C4<00000000000000000000001000001101>;
L_0x7f2dd5f4bba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a7f60_0 .net *"_ivl_13", 0 0, L_0x7f2dd5f4bba0;  1 drivers
L_0x7f2dd5f4bb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a8060_0 .net *"_ivl_3", 0 0, L_0x7f2dd5f4bb10;  1 drivers
L_0x7f2dd5f4bb58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a8140_0 .net *"_ivl_8", 0 0, L_0x7f2dd5f4bb58;  1 drivers
v0x55976a1a8230_0 .var "clk_i", 0 0;
v0x55976a1a82d0_0 .net "hsync_o", 0 0, L_0x55976a1bb4f0;  1 drivers
v0x55976a1a83c0_0 .net "pixel_o", 19 0, L_0x55976a1bbf00;  1 drivers
v0x55976a1a8480_0 .var "reset_i", 0 0;
v0x55976a1a8520_0 .net "video_en_o", 0 0, L_0x55976a1bb910;  1 drivers
v0x55976a1a85f0_0 .net "vsync_o", 0 0, L_0x55976a1baab0;  1 drivers
v0x55976a1a86c0_0 .net "x_o", 10 0, L_0x55976a1bbd20;  1 drivers
v0x55976a1a8760_0 .net "y_o", 9 0, L_0x55976a1bbe10;  1 drivers
E_0x55976a1543f0 .event negedge, v0x55976a1a56e0_0;
L_0x55976a1bbd20 .concat [ 10 1 0 0], v0x55976a1a7ca0_0, L_0x7f2dd5f4bb10;
L_0x55976a1bbe10 .concat [ 9 1 0 0], v0x55976a1a7d80_0, L_0x7f2dd5f4bb58;
L_0x55976a1bbf00 .concat [ 19 1 0 0], v0x55976a1a77f0_0, L_0x7f2dd5f4bba0;
S_0x55976a1a49a0 .scope module, "UUT" "sync_pulse_generator" 8 32, 4 4 0, S_0x55976a17dc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "reset_i";
    .port_info 2 /OUTPUT 1 "hsync_o";
    .port_info 3 /OUTPUT 1 "vsync_o";
    .port_info 4 /OUTPUT 1 "video_en_o";
    .port_info 5 /OUTPUT 10 "x_o";
    .port_info 6 /OUTPUT 9 "y_o";
    .port_info 7 /OUTPUT 19 "pixel_o";
P_0x55976a1a4ba0 .param/l "ACTIVE_COLUMNS" 0 4 8, +C4<00000000000000000000001010000000>;
P_0x55976a1a4be0 .param/l "ACTIVE_ROWS" 0 4 9, +C4<00000000000000000000000111100000>;
P_0x55976a1a4c20 .param/l "BACK_PORCH_HORIZONTAL" 0 4 12, +C4<00000000000000000000000000110000>;
P_0x55976a1a4c60 .param/l "BACK_PORCH_VERTICAL" 0 4 13, +C4<00000000000000000000000000100001>;
P_0x55976a1a4ca0 .param/l "FRONT_PORCH_HORIZONTAL" 0 4 10, +C4<00000000000000000000000000010000>;
P_0x55976a1a4ce0 .param/l "FRONT_PORCH_VERTICAL" 0 4 11, +C4<00000000000000000000000000001010>;
P_0x55976a1a4d20 .param/l "TOTAL_COLUMNS" 0 4 6, +C4<00000000000000000000001100100000>;
P_0x55976a1a4d60 .param/l "TOTAL_ROWS" 0 4 7, +C4<00000000000000000000001000001101>;
L_0x55976a1ba9a0 .functor OR 1, L_0x55976a1ba5e0, L_0x55976a1ba860, C4<0>, C4<0>;
L_0x55976a1bb3e0 .functor OR 1, L_0x55976a1badc0, L_0x55976a1bb2a0, C4<0>, C4<0>;
L_0x55976a1bb910 .functor AND 1, L_0x55976a1bb7d0, L_0x55976a1bba70, C4<1>, C4<1>;
v0x55976a1a58d0_0 .net *"_ivl_0", 31 0, L_0x55976a1ba4f0;  1 drivers
L_0x7f2dd5f4b720 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a59b0_0 .net *"_ivl_11", 21 0, L_0x7f2dd5f4b720;  1 drivers
L_0x7f2dd5f4b768 .functor BUFT 1, C4<00000000000000000000001000000010>, C4<0>, C4<0>, C4<0>;
v0x55976a1a5a90_0 .net/2u *"_ivl_12", 31 0, L_0x7f2dd5f4b768;  1 drivers
v0x55976a1a5b80_0 .net *"_ivl_14", 0 0, L_0x55976a1ba860;  1 drivers
v0x55976a1a5c40_0 .net *"_ivl_16", 0 0, L_0x55976a1ba9a0;  1 drivers
L_0x7f2dd5f4b7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a5d70_0 .net/2u *"_ivl_18", 0 0, L_0x7f2dd5f4b7b0;  1 drivers
L_0x7f2dd5f4b7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55976a1a5e50_0 .net/2u *"_ivl_20", 0 0, L_0x7f2dd5f4b7f8;  1 drivers
v0x55976a1a5f30_0 .net *"_ivl_24", 31 0, L_0x55976a1bac90;  1 drivers
L_0x7f2dd5f4b840 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6010_0 .net *"_ivl_27", 21 0, L_0x7f2dd5f4b840;  1 drivers
L_0x7f2dd5f4b888 .functor BUFT 1, C4<00000000000000000000001010010000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a60f0_0 .net/2u *"_ivl_28", 31 0, L_0x7f2dd5f4b888;  1 drivers
L_0x7f2dd5f4b690 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a61d0_0 .net *"_ivl_3", 21 0, L_0x7f2dd5f4b690;  1 drivers
v0x55976a1a62b0_0 .net *"_ivl_30", 0 0, L_0x55976a1badc0;  1 drivers
v0x55976a1a6370_0 .net *"_ivl_32", 31 0, L_0x55976a1baf00;  1 drivers
L_0x7f2dd5f4b8d0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6450_0 .net *"_ivl_35", 21 0, L_0x7f2dd5f4b8d0;  1 drivers
L_0x7f2dd5f4b918 .functor BUFT 1, C4<00000000000000000000001011101111>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6530_0 .net/2u *"_ivl_36", 31 0, L_0x7f2dd5f4b918;  1 drivers
v0x55976a1a6610_0 .net *"_ivl_38", 0 0, L_0x55976a1bb2a0;  1 drivers
L_0x7f2dd5f4b6d8 .functor BUFT 1, C4<00000000000000000000001000000001>, C4<0>, C4<0>, C4<0>;
v0x55976a1a66d0_0 .net/2u *"_ivl_4", 31 0, L_0x7f2dd5f4b6d8;  1 drivers
v0x55976a1a68c0_0 .net *"_ivl_40", 0 0, L_0x55976a1bb3e0;  1 drivers
L_0x7f2dd5f4b960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55976a1a69a0_0 .net/2u *"_ivl_42", 0 0, L_0x7f2dd5f4b960;  1 drivers
L_0x7f2dd5f4b9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6a80_0 .net/2u *"_ivl_44", 0 0, L_0x7f2dd5f4b9a8;  1 drivers
v0x55976a1a6b60_0 .net *"_ivl_48", 31 0, L_0x55976a1bb6e0;  1 drivers
L_0x7f2dd5f4b9f0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6c40_0 .net *"_ivl_51", 21 0, L_0x7f2dd5f4b9f0;  1 drivers
L_0x7f2dd5f4ba38 .functor BUFT 1, C4<00000000000000000000001010000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6d20_0 .net/2u *"_ivl_52", 31 0, L_0x7f2dd5f4ba38;  1 drivers
v0x55976a1a6e00_0 .net *"_ivl_54", 0 0, L_0x55976a1bb7d0;  1 drivers
v0x55976a1a6ec0_0 .net *"_ivl_56", 31 0, L_0x55976a1bb980;  1 drivers
L_0x7f2dd5f4ba80 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a6fa0_0 .net *"_ivl_59", 21 0, L_0x7f2dd5f4ba80;  1 drivers
v0x55976a1a7080_0 .net *"_ivl_6", 0 0, L_0x55976a1ba5e0;  1 drivers
L_0x7f2dd5f4bac8 .functor BUFT 1, C4<00000000000000000000000111100000>, C4<0>, C4<0>, C4<0>;
v0x55976a1a7140_0 .net/2u *"_ivl_60", 31 0, L_0x7f2dd5f4bac8;  1 drivers
v0x55976a1a7220_0 .net *"_ivl_62", 0 0, L_0x55976a1bba70;  1 drivers
v0x55976a1a72e0_0 .net *"_ivl_8", 31 0, L_0x55976a1ba720;  1 drivers
v0x55976a1a73c0_0 .net "clk_i", 0 0, v0x55976a1a8230_0;  1 drivers
v0x55976a1a7460_0 .var "column_count", 9 0;
v0x55976a1a7520_0 .net "hsync_o", 0 0, L_0x55976a1bb4f0;  alias, 1 drivers
v0x55976a1a77f0_0 .var "pixel_o", 18 0;
v0x55976a1a78d0_0 .net "reset_i", 0 0, v0x55976a1a8480_0;  1 drivers
v0x55976a1a7990_0 .var "row_count", 9 0;
v0x55976a1a7a70_0 .net "sync_pulse_clk", 0 0, v0x55976a1a57a0_0;  1 drivers
v0x55976a1a7b40_0 .net "video_en_o", 0 0, L_0x55976a1bb910;  alias, 1 drivers
v0x55976a1a7be0_0 .net "vsync_o", 0 0, L_0x55976a1baab0;  alias, 1 drivers
v0x55976a1a7ca0_0 .var "x_o", 9 0;
v0x55976a1a7d80_0 .var "y_o", 8 0;
E_0x55976a1a52a0 .event posedge, v0x55976a1a57a0_0;
L_0x55976a1ba4f0 .concat [ 10 22 0 0], v0x55976a1a7990_0, L_0x7f2dd5f4b690;
L_0x55976a1ba5e0 .cmp/gt 32, L_0x7f2dd5f4b6d8, L_0x55976a1ba4f0;
L_0x55976a1ba720 .concat [ 10 22 0 0], v0x55976a1a7990_0, L_0x7f2dd5f4b720;
L_0x55976a1ba860 .cmp/gt 32, L_0x55976a1ba720, L_0x7f2dd5f4b768;
L_0x55976a1baab0 .functor MUXZ 1, L_0x7f2dd5f4b7f8, L_0x7f2dd5f4b7b0, L_0x55976a1ba9a0, C4<>;
L_0x55976a1bac90 .concat [ 10 22 0 0], v0x55976a1a7460_0, L_0x7f2dd5f4b840;
L_0x55976a1badc0 .cmp/gt 32, L_0x7f2dd5f4b888, L_0x55976a1bac90;
L_0x55976a1baf00 .concat [ 10 22 0 0], v0x55976a1a7460_0, L_0x7f2dd5f4b8d0;
L_0x55976a1bb2a0 .cmp/gt 32, L_0x55976a1baf00, L_0x7f2dd5f4b918;
L_0x55976a1bb4f0 .functor MUXZ 1, L_0x7f2dd5f4b9a8, L_0x7f2dd5f4b960, L_0x55976a1bb3e0, C4<>;
L_0x55976a1bb6e0 .concat [ 10 22 0 0], v0x55976a1a7460_0, L_0x7f2dd5f4b9f0;
L_0x55976a1bb7d0 .cmp/gt 32, L_0x7f2dd5f4ba38, L_0x55976a1bb6e0;
L_0x55976a1bb980 .concat [ 10 22 0 0], v0x55976a1a7990_0, L_0x7f2dd5f4ba80;
L_0x55976a1bba70 .cmp/gt 32, L_0x7f2dd5f4bac8, L_0x55976a1bb980;
S_0x55976a1a5320 .scope module, "SYNC_PULSE_CLK" "clk_25MHz" 4 24, 5 4 0, S_0x55976a1a49a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /OUTPUT 1 "clk_o";
v0x55976a1a5600_0 .var "clk_count", 0 0;
v0x55976a1a56e0_0 .net "clk_i", 0 0, v0x55976a1a8230_0;  alias, 1 drivers
v0x55976a1a57a0_0 .var "clk_o", 0 0;
E_0x55976a1a5580 .event posedge, v0x55976a1a56e0_0;
    .scope S_0x55976a181fb0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a12add0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a150270_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55976a181fb0;
T_1 ;
    %wait E_0x55976a183410;
    %load/vec4 v0x55976a12add0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55976a150270_0;
    %inv;
    %assign/vec4 v0x55976a150270_0, 0;
T_1.0 ;
    %load/vec4 v0x55976a12add0_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55976a12add0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55976a181730;
T_2 ;
    %wait E_0x55976a13afb0;
    %load/vec4 v0x55976a1a1b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a1bd0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a16a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a1ee0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55976a1a1fc0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55976a1a1a30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55976a1a16a0_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55976a1a1bd0_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55976a1a1ee0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a1ee0_0, 0;
    %load/vec4 v0x55976a1a1a30_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x55976a1a1a30_0, 0;
T_2.2 ;
    %load/vec4 v0x55976a1a16a0_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55976a1a16a0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a16a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55976a1a1bd0_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %load/vec4 v0x55976a1a1fc0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55976a1a1fc0_0, 0;
T_2.6 ;
    %load/vec4 v0x55976a1a1bd0_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x55976a1a1bd0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a1bd0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a1bd0_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55976a1a1a30_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55976a1a1fc0_0, 0;
T_2.9 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a16a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a1ee0_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55976a1a21a0;
T_3 ;
    %vpi_call/w 6 22 "$readmemb", P_0x55976a1a23d0, v0x55976a1a2ba0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55976a1a21a0;
T_4 ;
    %wait E_0x55976a183410;
    %load/vec4 v0x55976a1a2e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55976a1a2d40_0;
    %load/vec4 v0x55976a1a2c60_0;
    %pad/u 21;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55976a1a2ba0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55976a178900;
T_5 ;
Ewait_0 .event/or E_0x55976a154120, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55976a1a42e0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_5.0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55976a1a5320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a1a5600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a1a57a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55976a1a5320;
T_7 ;
    %wait E_0x55976a1a5580;
    %load/vec4 v0x55976a1a5600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x55976a1a57a0_0;
    %inv;
    %assign/vec4 v0x55976a1a57a0_0, 0;
T_7.0 ;
    %load/vec4 v0x55976a1a5600_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %assign/vec4 v0x55976a1a5600_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55976a1a49a0;
T_8 ;
    %wait E_0x55976a1a52a0;
    %load/vec4 v0x55976a1a78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7990_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7ca0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55976a1a7d80_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55976a1a77f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55976a1a7460_0;
    %pad/u 32;
    %cmpi/u 640, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55976a1a7990_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55976a1a7ca0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a7ca0_0, 0;
    %load/vec4 v0x55976a1a77f0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x55976a1a77f0_0, 0;
T_8.2 ;
    %load/vec4 v0x55976a1a7460_0;
    %pad/u 32;
    %cmpi/u 799, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0x55976a1a7460_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a7460_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55976a1a7990_0;
    %pad/u 32;
    %cmpi/u 479, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0x55976a1a7d80_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55976a1a7d80_0, 0;
T_8.6 ;
    %load/vec4 v0x55976a1a7990_0;
    %pad/u 32;
    %cmpi/u 524, 0, 32;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x55976a1a7990_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55976a1a7990_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7990_0, 0;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x55976a1a77f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55976a1a7d80_0, 0;
T_8.9 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7460_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55976a1a7ca0_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55976a17dc20;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x55976a1a8230_0;
    %inv;
    %store/vec4 v0x55976a1a8230_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55976a17dc20;
T_10 ;
    %vpi_call/w 8 39 "$dumpfile", "sync_pulse_generator.fst" {0 0 0};
    %vpi_call/w 8 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55976a1a49a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a1a8230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55976a1a8480_0, 0, 1;
    %wait E_0x55976a1543f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55976a1a8480_0, 0, 1;
    %pushi/vec4 2500000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55976a1543f0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 8 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "hdl/falling_sand_game_top.sv";
    "hdl/sync_pulse_generator.sv";
    "hdl/clk_25MHz.sv";
    "hdl/register_file.sv";
    "hdl/sand_cell.sv";
    "testbenches/sync_pulse_generator_tb.sv";
