{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678402648688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678402648693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 16:57:28 2023 " "Processing started: Thu Mar 09 16:57:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678402648693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678402648693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off River -c River " "Command: quartus_map --read_settings_files=on --write_settings_files=off River -c River" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678402648693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678402649026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678402649027 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 14 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 20 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 22 12 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 29 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 35 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 41 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 47 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 53 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653101 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 59 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 77 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 84 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 91 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 98 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 105 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 112 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 119 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "D " "Group name \"D\" is missing brackets (\[ \])" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 126 7 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1678402653102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "river.tdf 1 1 " "Found 1 design units, including 1 entities, in source file river.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 River " "Found entity 1: River" {  } { { "River.tdf" "" { Text "D:/DigitalLogic/Proyects/River/River.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678402653103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678402653103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "River " "Elaborating entity \"River\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678402653115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678402653359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678402653575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678402653575 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678402653599 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678402653599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678402653599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678402653599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678402653613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 16:57:33 2023 " "Processing ended: Thu Mar 09 16:57:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678402653613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678402653613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678402653613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678402653613 ""}
