Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6f853690c4384c1495185a13b2fe9ccb --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot serialcontroller_tb_func_synth xil_defaultlib.serialcontroller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.FDRE(INIT=1'b1,IS_C_INVERTED=1'b...
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.serialcontroller
Compiling module xil_defaultlib.serialcontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serialcontroller_tb_func_synth
