$date
	Wed Nov 19 01:00:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module main_tb $end
$var wire 1 ! clk_w $end
$var wire 1 " rst_w $end
$var wire 1 # x_w $end
$var wire 1 $ out $end
$var parameter 32 % HALF_CYC $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$var reg 1 ( x $end
$var integer 32 ) i [31:0] $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 # inp $end
$var wire 1 $ out $end
$var wire 1 " rst $end
$var wire 2 * st [1:0] $end
$var parameter 2 + off $end
$var parameter 2 , on1 $end
$var parameter 2 - on2 $end
$var parameter 2 . on3 $end
$var reg 1 / nout $end
$var reg 2 0 nst [1:0] $end
$var reg 1 1 out_reg $end
$var reg 2 2 st_reg [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 .
b10 -
b1 ,
b0 +
b101 %
$end
#0
$dumpvars
bx 2
x1
b0 0
0/
bx *
b0 )
1(
0'
1&
x$
1#
0"
1!
$end
#5000
b1 )
0!
0&
#10000
b1 0
0$
01
b0 *
b0 2
b10 )
1!
1&
#15000
b11 )
0!
0&
#20000
1/
b10 0
b1 *
b1 2
b100 )
1!
1&
#25000
b101 )
0!
0&
#27000
1"
1'
#30000
b1 0
0/
b0 *
b0 2
b110 )
1!
1&
#35000
b111 )
0!
0&
#37000
0"
0'
#40000
1/
b10 0
b1 *
b1 2
b1000 )
1!
1&
#45000
b1001 )
0!
0&
#47000
b1 0
0/
0#
0(
#50000
b1010 )
1!
1&
#55000
b1011 )
0!
0&
#57000
1/
b10 0
1#
1(
#60000
b11 0
1$
11
b10 *
b10 2
b1100 )
1!
1&
#65000
b1101 )
0!
0&
#70000
b0 0
b11 *
b11 2
b1110 )
1!
1&
#75000
b1111 )
0!
0&
#80000
0/
b1 0
b0 *
b0 2
b10000 )
1!
1&
#85000
b0 0
1/
b10001 )
0!
0&
0#
0(
#90000
b10010 )
1!
1&
#95000
0/
b1 0
b10011 )
0!
0&
1#
1(
#100000
1/
b10 0
0$
01
b1 *
b1 2
b10100 )
1!
1&
#105000
b10101 )
0!
0&
#110000
b11 0
1$
11
b10 *
b10 2
b10110 )
1!
1&
#115000
b10111 )
0!
0&
#120000
b0 0
b11 *
b11 2
b11000 )
1!
1&
#125000
b11001 )
0!
0&
#130000
0/
b1 0
b0 *
b0 2
b11010 )
1!
1&
#135000
b11011 )
0!
0&
#140000
1/
b10 0
0$
01
b1 *
b1 2
b11100 )
1!
1&
#145000
b11101 )
0!
0&
#150000
b11 0
1$
11
b10 *
b10 2
b11110 )
1!
1&
