
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1402940                       # Simulator instruction rate (inst/s)
host_mem_usage                              202173968                       # Number of bytes of host memory used
host_op_rate                                  1652245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9482.23                       # Real time elapsed on the host
host_tick_rate                              112933403                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 13303002170                       # Number of instructions simulated
sim_ops                                   15666972978                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860684706                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls                4651                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.cpu17.committedInsts                         0                       # Number of instructions committed
system.cpu17.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.idle_fraction                          0                       # Percentage of idle cycles
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu17.numCycles                              0                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles                        0                       # Number of busy cycles
system.cpu17.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                         0                       # number of times a function call or return occured
system.cpu17.num_idle_cycles                        0                       # Number of idle cycles
system.cpu17.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu17.num_int_insts                          0                       # number of integer instructions
system.cpu17.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu17.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu17.num_load_insts                         0                       # Number of load instructions
system.cpu17.num_mem_refs                           0                       # number of memory refs
system.cpu17.num_store_insts                        0                       # Number of store instructions
system.cpu17.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu17.num_vec_insts                          0                       # number of vector instructions
system.cpu17.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu17.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu17.op_class::IntMult                      0                       # Class of executed instruction
system.cpu17.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu17.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu17.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu17.op_class::MemRead                      0                       # Class of executed instruction
system.cpu17.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu17.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu17.op_class::total                        0                       # Class of executed instruction
system.cpu17.workload.numSyscalls                  41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests     63109203                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34854685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     127068773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.Branches               172095226                       # Number of branches fetched
system.switch_cpus00.committedInsts         874138764                       # Number of instructions committed
system.switch_cpus00.committedOps           974709678                       # Number of ops (including micro ops) committed
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.idle_fraction           0.000333                       # Percentage of idle cycles
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.not_idle_fraction       0.999667                       # Percentage of non-idle cycles
system.switch_cpus00.numCycles             2568011233                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.num_busy_cycles     2567155977.429693                       # Number of busy cycles
system.switch_cpus00.num_cc_register_reads    279398499                       # number of times the CC registers were read
system.switch_cpus00.num_cc_register_writes    270702517                       # number of times the CC registers were written
system.switch_cpus00.num_conditional_control_insts    135596957                       # number of instructions that are conditional controls
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_func_calls          19491819                       # number of times a function call or return occured
system.switch_cpus00.num_idle_cycles     855255.570307                       # Number of idle cycles
system.switch_cpus00.num_int_alu_accesses    778955443                       # Number of integer alu accesses
system.switch_cpus00.num_int_insts          778955443                       # number of integer instructions
system.switch_cpus00.num_int_register_reads   1307251449                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    702059804                       # number of times the integer registers were written
system.switch_cpus00.num_load_insts         193027909                       # Number of load instructions
system.switch_cpus00.num_mem_refs           325020262                       # number of memory refs
system.switch_cpus00.num_store_insts        131992353                       # Number of store instructions
system.switch_cpus00.num_vec_alu_accesses    137478167                       # Number of vector alu accesses
system.switch_cpus00.num_vec_insts          137478167                       # number of vector instructions
system.switch_cpus00.num_vec_register_reads    195206126                       # number of times the vector registers were read
system.switch_cpus00.num_vec_register_writes    116960590                       # number of times the vector registers were written
system.switch_cpus00.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       544764982     55.89%     55.89% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        3615770      0.37%     56.26% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     56.26% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      19970249      2.05%     58.31% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      13210181      1.36%     59.66% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt       5436453      0.56%     60.22% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     18013730      1.85%     62.07% # Class of executed instruction
system.switch_cpus00.op_class::FloatMultAcc     21677841      2.22%     64.29% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       3033324      0.31%     64.61% # Class of executed instruction
system.switch_cpus00.op_class::FloatMisc     18769113      1.93%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     66.53% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu        1200865      0.12%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdDiv              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceAdd            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatReduceCmp            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdAes              0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdAesMix            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha1Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdSha256Hash2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma2            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdShaSigma3            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::SimdPredAlu            0      0.00%     66.65% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      193027909     19.80%     86.46% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite     131992353     13.54%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        974712770                       # Class of executed instruction
system.switch_cpus01.Branches                27134735                       # Number of branches fetched
system.switch_cpus01.committedInsts         140882408                       # Number of instructions committed
system.switch_cpus01.committedOps           172545389                       # Number of ops (including micro ops) committed
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus01.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.num_busy_cycles     599585263.360584                       # Number of busy cycles
system.switch_cpus01.num_cc_register_reads     48619671                       # number of times the CC registers were read
system.switch_cpus01.num_cc_register_writes     48467724                       # number of times the CC registers were written
system.switch_cpus01.num_conditional_control_insts     24424630                       # number of instructions that are conditional controls
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_func_calls           2464953                       # number of times a function call or return occured
system.switch_cpus01.num_idle_cycles       784.639415                       # Number of idle cycles
system.switch_cpus01.num_int_alu_accesses    157470233                       # Number of integer alu accesses
system.switch_cpus01.num_int_insts          157470233                       # number of integer instructions
system.switch_cpus01.num_int_register_reads    226702620                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    125166420                       # number of times the integer registers were written
system.switch_cpus01.num_load_insts          40710396                       # Number of load instructions
system.switch_cpus01.num_mem_refs            69844128                       # number of memory refs
system.switch_cpus01.num_store_insts         29133732                       # Number of store instructions
system.switch_cpus01.num_vec_alu_accesses      6965889                       # Number of vector alu accesses
system.switch_cpus01.num_vec_insts            6965889                       # number of vector instructions
system.switch_cpus01.num_vec_register_reads      4643926                       # number of times the vector registers were read
system.switch_cpus01.num_vec_register_writes      2321963                       # number of times the vector registers were written
system.switch_cpus01.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        97216972     56.34%     56.34% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        5483853      3.18%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv             538      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdDiv              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatReduceCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAes              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdAesMix            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha1Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdSha256Hash2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma2            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdShaSigma3            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::SimdPredAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       40710396     23.59%     83.12% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      29133732     16.88%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        172545491                       # Class of executed instruction
system.switch_cpus02.Branches                27171024                       # Number of branches fetched
system.switch_cpus02.committedInsts         141112382                       # Number of instructions committed
system.switch_cpus02.committedOps           172847377                       # Number of ops (including micro ops) committed
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus02.numCycles              599586015                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.num_busy_cycles     599583454.561178                       # Number of busy cycles
system.switch_cpus02.num_cc_register_reads     48691887                       # number of times the CC registers were read
system.switch_cpus02.num_cc_register_writes     48542514                       # number of times the CC registers were written
system.switch_cpus02.num_conditional_control_insts     24460389                       # number of instructions that are conditional controls
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_func_calls           2469772                       # number of times a function call or return occured
system.switch_cpus02.num_idle_cycles      2560.438822                       # Number of idle cycles
system.switch_cpus02.num_int_alu_accesses    157752807                       # Number of integer alu accesses
system.switch_cpus02.num_int_insts          157752807                       # number of integer instructions
system.switch_cpus02.num_int_register_reads    227130804                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    125383379                       # number of times the integer registers were written
system.switch_cpus02.num_load_insts          40795485                       # Number of load instructions
system.switch_cpus02.num_mem_refs            69988585                       # number of memory refs
system.switch_cpus02.num_store_insts         29193100                       # Number of store instructions
system.switch_cpus02.num_vec_alu_accesses      6985584                       # Number of vector alu accesses
system.switch_cpus02.num_vec_insts            6985584                       # number of vector instructions
system.switch_cpus02.num_vec_register_reads      4657056                       # number of times the vector registers were read
system.switch_cpus02.num_vec_register_writes      2328528                       # number of times the vector registers were written
system.switch_cpus02.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        97360166     56.33%     56.33% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        5498199      3.18%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv             520      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       40795485     23.60%     83.11% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      29193100     16.89%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        172847470                       # Class of executed instruction
system.switch_cpus03.Branches                27149779                       # Number of branches fetched
system.switch_cpus03.committedInsts         141010551                       # Number of instructions committed
system.switch_cpus03.committedOps           172723874                       # Number of ops (including micro ops) committed
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus03.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.num_busy_cycles     599583897.008965                       # Number of busy cycles
system.switch_cpus03.num_cc_register_reads     48657438                       # number of times the CC registers were read
system.switch_cpus03.num_cc_register_writes     48509100                       # number of times the CC registers were written
system.switch_cpus03.num_conditional_control_insts     24443097                       # number of instructions that are conditional controls
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_func_calls           2467496                       # number of times a function call or return occured
system.switch_cpus03.num_idle_cycles      2150.991035                       # Number of idle cycles
system.switch_cpus03.num_int_alu_accesses    157640173                       # Number of integer alu accesses
system.switch_cpus03.num_int_insts          157640173                       # number of integer instructions
system.switch_cpus03.num_int_register_reads    226976834                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    125293465                       # number of times the integer registers were written
system.switch_cpus03.num_load_insts          40772841                       # Number of load instructions
system.switch_cpus03.num_mem_refs            69944613                       # number of memory refs
system.switch_cpus03.num_store_insts         29171772                       # Number of store instructions
system.switch_cpus03.num_vec_alu_accesses      6982911                       # Number of vector alu accesses
system.switch_cpus03.num_vec_insts            6982911                       # number of vector instructions
system.switch_cpus03.num_vec_register_reads      4655274                       # number of times the vector registers were read
system.switch_cpus03.num_vec_register_writes      2327637                       # number of times the vector registers were written
system.switch_cpus03.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        97281711     56.32%     56.32% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        5497132      3.18%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv             518      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       40772841     23.61%     83.11% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      29171772     16.89%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        172723974                       # Class of executed instruction
system.switch_cpus04.Branches                27156416                       # Number of branches fetched
system.switch_cpus04.committedInsts         140987814                       # Number of instructions committed
system.switch_cpus04.committedOps           172676670                       # Number of ops (including micro ops) committed
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.idle_fraction           0.000006                       # Percentage of idle cycles
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.not_idle_fraction       0.999994                       # Percentage of non-idle cycles
system.switch_cpus04.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.num_busy_cycles     599582224.136069                       # Number of busy cycles
system.switch_cpus04.num_cc_register_reads     48652746                       # number of times the CC registers were read
system.switch_cpus04.num_cc_register_writes     48498714                       # number of times the CC registers were written
system.switch_cpus04.num_conditional_control_insts     24440417                       # number of instructions that are conditional controls
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_func_calls           2468132                       # number of times a function call or return occured
system.switch_cpus04.num_idle_cycles      3823.863931                       # Number of idle cycles
system.switch_cpus04.num_int_alu_accesses    157591156                       # Number of integer alu accesses
system.switch_cpus04.num_int_insts          157591156                       # number of integer instructions
system.switch_cpus04.num_int_register_reads    226862791                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    125263141                       # number of times the integer registers were written
system.switch_cpus04.num_load_insts          40728620                       # Number of load instructions
system.switch_cpus04.num_mem_refs            69889506                       # number of memory refs
system.switch_cpus04.num_store_insts         29160886                       # Number of store instructions
system.switch_cpus04.num_vec_alu_accesses      6968037                       # Number of vector alu accesses
system.switch_cpus04.num_vec_insts            6968037                       # number of vector instructions
system.switch_cpus04.num_vec_register_reads      4645358                       # number of times the vector registers were read
system.switch_cpus04.num_vec_register_writes      2322679                       # number of times the vector registers were written
system.switch_cpus04.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        97305003     56.35%     56.35% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        5481719      3.17%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv             542      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       40728620     23.59%     83.11% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      29160886     16.89%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        172676770                       # Class of executed instruction
system.switch_cpus05.Branches                27159767                       # Number of branches fetched
system.switch_cpus05.committedInsts         141049250                       # Number of instructions committed
system.switch_cpus05.committedOps           172767594                       # Number of ops (including micro ops) committed
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.idle_fraction           0.000008                       # Percentage of idle cycles
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.not_idle_fraction       0.999992                       # Percentage of non-idle cycles
system.switch_cpus05.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.num_busy_cycles     599581172.195414                       # Number of busy cycles
system.switch_cpus05.num_cc_register_reads     48673167                       # number of times the CC registers were read
system.switch_cpus05.num_cc_register_writes     48524622                       # number of times the CC registers were written
system.switch_cpus05.num_conditional_control_insts     24451915                       # number of instructions that are conditional controls
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_func_calls           2468026                       # number of times a function call or return occured
system.switch_cpus05.num_idle_cycles      4876.804586                       # Number of idle cycles
system.switch_cpus05.num_int_alu_accesses    157678586                       # Number of integer alu accesses
system.switch_cpus05.num_int_insts          157678586                       # number of integer instructions
system.switch_cpus05.num_int_register_reads    227027246                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    125324569                       # number of times the integer registers were written
system.switch_cpus05.num_load_insts          40781753                       # Number of load instructions
system.switch_cpus05.num_mem_refs            69957685                       # number of memory refs
system.switch_cpus05.num_store_insts         29175932                       # Number of store instructions
system.switch_cpus05.num_vec_alu_accesses      6982869                       # Number of vector alu accesses
system.switch_cpus05.num_vec_insts            6982869                       # number of vector instructions
system.switch_cpus05.num_vec_register_reads      4655246                       # number of times the vector registers were read
system.switch_cpus05.num_vec_register_writes      2327623                       # number of times the vector registers were written
system.switch_cpus05.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        97311017     56.32%     56.32% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        5498489      3.18%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv             520      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       40781753     23.60%     83.11% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      29175932     16.89%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        172767711                       # Class of executed instruction
system.switch_cpus06.Branches                27138101                       # Number of branches fetched
system.switch_cpus06.committedInsts         140962038                       # Number of instructions committed
system.switch_cpus06.committedOps           172673862                       # Number of ops (including micro ops) committed
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus06.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.num_busy_cycles     599584711.628781                       # Number of busy cycles
system.switch_cpus06.num_cc_register_reads     48638343                       # number of times the CC registers were read
system.switch_cpus06.num_cc_register_writes     48491256                       # number of times the CC registers were written
system.switch_cpus06.num_conditional_control_insts     24433902                       # number of instructions that are conditional controls
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_func_calls           2467178                       # number of times a function call or return occured
system.switch_cpus06.num_idle_cycles      1337.371219                       # Number of idle cycles
system.switch_cpus06.num_int_alu_accesses    157597410                       # Number of integer alu accesses
system.switch_cpus06.num_int_insts          157597410                       # number of integer instructions
system.switch_cpus06.num_int_register_reads    226921415                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    125255017                       # number of times the integer registers were written
system.switch_cpus06.num_load_insts          40764977                       # Number of load instructions
system.switch_cpus06.num_mem_refs            69932686                       # number of memory refs
system.switch_cpus06.num_store_insts         29167709                       # Number of store instructions
system.switch_cpus06.num_vec_alu_accesses      6984096                       # Number of vector alu accesses
system.switch_cpus06.num_vec_insts            6984096                       # number of vector instructions
system.switch_cpus06.num_vec_register_reads      4656064                       # number of times the vector registers were read
system.switch_cpus06.num_vec_register_writes      2328032                       # number of times the vector registers were written
system.switch_cpus06.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        97244761     56.32%     56.32% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        5496000      3.18%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv             520      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       40764977     23.61%     83.11% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      29167709     16.89%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        172673967                       # Class of executed instruction
system.switch_cpus07.Branches                27173162                       # Number of branches fetched
system.switch_cpus07.committedInsts         141076602                       # Number of instructions committed
system.switch_cpus07.committedOps           172780908                       # Number of ops (including micro ops) committed
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus07.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.num_busy_cycles     599585323.513999                       # Number of busy cycles
system.switch_cpus07.num_cc_register_reads     48680658                       # number of times the CC registers were read
system.switch_cpus07.num_cc_register_writes     48525960                       # number of times the CC registers were written
system.switch_cpus07.num_conditional_control_insts     24454187                       # number of instructions that are conditional controls
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_func_calls           2469464                       # number of times a function call or return occured
system.switch_cpus07.num_idle_cycles       725.486001                       # Number of idle cycles
system.switch_cpus07.num_int_alu_accesses    157686020                       # Number of integer alu accesses
system.switch_cpus07.num_int_insts          157686020                       # number of integer instructions
system.switch_cpus07.num_int_register_reads    226995490                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    125340234                       # number of times the integer registers were written
system.switch_cpus07.num_load_insts          40750032                       # Number of load instructions
system.switch_cpus07.num_mem_refs            69928235                       # number of memory refs
system.switch_cpus07.num_store_insts         29178203                       # Number of store instructions
system.switch_cpus07.num_vec_alu_accesses      6970807                       # Number of vector alu accesses
system.switch_cpus07.num_vec_insts            6970807                       # number of vector instructions
system.switch_cpus07.num_vec_register_reads      4647204                       # number of times the vector registers were read
system.switch_cpus07.num_vec_register_writes      2323603                       # number of times the vector registers were written
system.switch_cpus07.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        97368600     56.35%     56.35% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        5483632      3.17%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv             536      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       40750032     23.58%     83.11% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      29178203     16.89%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        172781003                       # Class of executed instruction
system.switch_cpus08.Branches                27169539                       # Number of branches fetched
system.switch_cpus08.committedInsts         141085129                       # Number of instructions committed
system.switch_cpus08.committedOps           172808046                       # Number of ops (including micro ops) committed
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.idle_fraction           0.000001                       # Percentage of idle cycles
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.not_idle_fraction       0.999999                       # Percentage of non-idle cycles
system.switch_cpus08.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.num_busy_cycles     599585389.881860                       # Number of busy cycles
system.switch_cpus08.num_cc_register_reads     48686910                       # number of times the CC registers were read
system.switch_cpus08.num_cc_register_writes     48536634                       # number of times the CC registers were written
system.switch_cpus08.num_conditional_control_insts     24458536                       # number of instructions that are conditional controls
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_func_calls           2469188                       # number of times a function call or return occured
system.switch_cpus08.num_idle_cycles       659.118140                       # Number of idle cycles
system.switch_cpus08.num_int_alu_accesses    157714389                       # Number of integer alu accesses
system.switch_cpus08.num_int_insts          157714389                       # number of integer instructions
system.switch_cpus08.num_int_register_reads    227068029                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    125355854                       # number of times the integer registers were written
system.switch_cpus08.num_load_insts          40780880                       # Number of load instructions
system.switch_cpus08.num_mem_refs            69963931                       # number of memory refs
system.switch_cpus08.num_store_insts         29183051                       # Number of store instructions
system.switch_cpus08.num_vec_alu_accesses      6981501                       # Number of vector alu accesses
system.switch_cpus08.num_vec_insts            6981501                       # number of vector instructions
system.switch_cpus08.num_vec_register_reads      4654334                       # number of times the vector registers were read
system.switch_cpus08.num_vec_register_writes      2327167                       # number of times the vector registers were written
system.switch_cpus08.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        97347883     56.33%     56.33% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        5495788      3.18%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv             530      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       40780880     23.60%     83.11% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      29183051     16.89%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        172808132                       # Class of executed instruction
system.switch_cpus09.Branches                27114795                       # Number of branches fetched
system.switch_cpus09.committedInsts         140820312                       # Number of instructions committed
system.switch_cpus09.committedOps           172491482                       # Number of ops (including micro ops) committed
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.idle_fraction           0.000003                       # Percentage of idle cycles
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.not_idle_fraction       0.999997                       # Percentage of non-idle cycles
system.switch_cpus09.numCycles              599586018                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.num_busy_cycles     599583969.151284                       # Number of busy cycles
system.switch_cpus09.num_cc_register_reads     48595509                       # number of times the CC registers were read
system.switch_cpus09.num_cc_register_writes     48446988                       # number of times the CC registers were written
system.switch_cpus09.num_conditional_control_insts     24410903                       # number of instructions that are conditional controls
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_func_calls           2464605                       # number of times a function call or return occured
system.switch_cpus09.num_idle_cycles      2048.848716                       # Number of idle cycles
system.switch_cpus09.num_int_alu_accesses    157427175                       # Number of integer alu accesses
system.switch_cpus09.num_int_insts          157427175                       # number of integer instructions
system.switch_cpus09.num_int_register_reads    226667980                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    125124583                       # number of times the integer registers were written
system.switch_cpus09.num_load_insts          40715000                       # Number of load instructions
system.switch_cpus09.num_mem_refs            69847412                       # number of memory refs
system.switch_cpus09.num_store_insts         29132412                       # Number of store instructions
system.switch_cpus09.num_vec_alu_accesses      6972438                       # Number of vector alu accesses
system.switch_cpus09.num_vec_insts            6972438                       # number of vector instructions
system.switch_cpus09.num_vec_register_reads      4648292                       # number of times the vector registers were read
system.switch_cpus09.num_vec_register_writes      2324146                       # number of times the vector registers were written
system.switch_cpus09.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        97155109     56.32%     56.32% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        5488552      3.18%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv             512      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       40715000     23.60%     83.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      29132412     16.89%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        172491585                       # Class of executed instruction
system.switch_cpus10.Branches                27101198                       # Number of branches fetched
system.switch_cpus10.committedInsts         140767201                       # Number of instructions committed
system.switch_cpus10.committedOps           172432801                       # Number of ops (including micro ops) committed
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.idle_fraction           0.000006                       # Percentage of idle cycles
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.not_idle_fraction       0.999994                       # Percentage of non-idle cycles
system.switch_cpus10.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.num_busy_cycles     599582322.534719                       # Number of busy cycles
system.switch_cpus10.num_cc_register_reads     48576978                       # number of times the CC registers were read
system.switch_cpus10.num_cc_register_writes     48431388                       # number of times the CC registers were written
system.switch_cpus10.num_conditional_control_insts     24403579                       # number of instructions that are conditional controls
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_func_calls           2462933                       # number of times a function call or return occured
system.switch_cpus10.num_idle_cycles      3726.465281                       # Number of idle cycles
system.switch_cpus10.num_int_alu_accesses    157375713                       # Number of integer alu accesses
system.switch_cpus10.num_int_insts          157375713                       # number of integer instructions
system.switch_cpus10.num_int_register_reads    226611245                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    125080468                       # number of times the integer registers were written
system.switch_cpus10.num_load_insts          40716524                       # Number of load instructions
system.switch_cpus10.num_mem_refs            69837397                       # number of memory refs
system.switch_cpus10.num_store_insts         29120873                       # Number of store instructions
system.switch_cpus10.num_vec_alu_accesses      6975423                       # Number of vector alu accesses
system.switch_cpus10.num_vec_insts            6975423                       # number of vector instructions
system.switch_cpus10.num_vec_register_reads      4650282                       # number of times the vector registers were read
system.switch_cpus10.num_vec_register_writes      2325141                       # number of times the vector registers were written
system.switch_cpus10.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        97100836     56.31%     56.31% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        5494160      3.19%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv             502      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       40716524     23.61%     83.11% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      29120873     16.89%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        172432895                       # Class of executed instruction
system.switch_cpus11.Branches                27138366                       # Number of branches fetched
system.switch_cpus11.committedInsts         140960949                       # Number of instructions committed
system.switch_cpus11.committedOps           172668818                       # Number of ops (including micro ops) committed
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.idle_fraction           0.000000                       # Percentage of idle cycles
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.not_idle_fraction       1.000000                       # Percentage of non-idle cycles
system.switch_cpus11.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.num_busy_cycles     599585803.125421                       # Number of busy cycles
system.switch_cpus11.num_cc_register_reads     48638061                       # number of times the CC registers were read
system.switch_cpus11.num_cc_register_writes     48490572                       # number of times the CC registers were written
system.switch_cpus11.num_conditional_control_insts     24433535                       # number of instructions that are conditional controls
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_func_calls           2466932                       # number of times a function call or return occured
system.switch_cpus11.num_idle_cycles       244.874579                       # Number of idle cycles
system.switch_cpus11.num_int_alu_accesses    157592029                       # Number of integer alu accesses
system.switch_cpus11.num_int_insts          157592029                       # number of integer instructions
system.switch_cpus11.num_int_register_reads    226912019                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    125252241                       # number of times the integer registers were written
system.switch_cpus11.num_load_insts          40762620                       # Number of load instructions
system.switch_cpus11.num_mem_refs            69927617                       # number of memory refs
system.switch_cpus11.num_store_insts         29164997                       # Number of store instructions
system.switch_cpus11.num_vec_alu_accesses      6982659                       # Number of vector alu accesses
system.switch_cpus11.num_vec_insts            6982659                       # number of vector instructions
system.switch_cpus11.num_vec_register_reads      4655106                       # number of times the vector registers were read
system.switch_cpus11.num_vec_register_writes      2327553                       # number of times the vector registers were written
system.switch_cpus11.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        97244804     56.32%     56.32% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        5495973      3.18%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv             512      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       40762620     23.61%     83.11% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      29164997     16.89%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        172668906                       # Class of executed instruction
system.switch_cpus12.Branches                27110770                       # Number of branches fetched
system.switch_cpus12.committedInsts         140830633                       # Number of instructions committed
system.switch_cpus12.committedOps           172511860                       # Number of ops (including micro ops) committed
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.idle_fraction           0.000002                       # Percentage of idle cycles
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.not_idle_fraction       0.999998                       # Percentage of non-idle cycles
system.switch_cpus12.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.num_busy_cycles     599584907.083428                       # Number of busy cycles
system.switch_cpus12.num_cc_register_reads     48596397                       # number of times the CC registers were read
system.switch_cpus12.num_cc_register_writes     48451044                       # number of times the CC registers were written
system.switch_cpus12.num_conditional_control_insts     24412071                       # number of instructions that are conditional controls
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_func_calls           2463987                       # number of times a function call or return occured
system.switch_cpus12.num_idle_cycles      1141.916572                       # Number of idle cycles
system.switch_cpus12.num_int_alu_accesses    157448902                       # Number of integer alu accesses
system.switch_cpus12.num_int_insts          157448902                       # number of integer instructions
system.switch_cpus12.num_int_register_reads    226721337                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    125139122                       # number of times the integer registers were written
system.switch_cpus12.num_load_insts          40736195                       # Number of load instructions
system.switch_cpus12.num_mem_refs            69872850                       # number of memory refs
system.switch_cpus12.num_store_insts         29136655                       # Number of store instructions
system.switch_cpus12.num_vec_alu_accesses      6979686                       # Number of vector alu accesses
system.switch_cpus12.num_vec_insts            6979686                       # number of vector instructions
system.switch_cpus12.num_vec_register_reads      4653124                       # number of times the vector registers were read
system.switch_cpus12.num_vec_register_writes      2326562                       # number of times the vector registers were written
system.switch_cpus12.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        97142167     56.31%     56.31% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        5496419      3.19%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv             508      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       40736195     23.61%     83.11% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      29136655     16.89%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        172511944                       # Class of executed instruction
system.switch_cpus13.Branches                27111258                       # Number of branches fetched
system.switch_cpus13.committedInsts         140821136                       # Number of instructions committed
system.switch_cpus13.committedOps           172501155                       # Number of ops (including micro ops) committed
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus13.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.num_busy_cycles     599583887.128225                       # Number of busy cycles
system.switch_cpus13.num_cc_register_reads     48591351                       # number of times the CC registers were read
system.switch_cpus13.num_cc_register_writes     48444273                       # number of times the CC registers were written
system.switch_cpus13.num_conditional_control_insts     24409318                       # number of instructions that are conditional controls
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_func_calls           2464904                       # number of times a function call or return occured
system.switch_cpus13.num_idle_cycles      2160.871775                       # Number of idle cycles
system.switch_cpus13.num_int_alu_accesses    157439399                       # Number of integer alu accesses
system.switch_cpus13.num_int_insts          157439399                       # number of integer instructions
system.switch_cpus13.num_int_register_reads    226693780                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    125132148                       # number of times the integer registers were written
system.switch_cpus13.num_load_insts          40723286                       # Number of load instructions
system.switch_cpus13.num_mem_refs            69860888                       # number of memory refs
system.switch_cpus13.num_store_insts         29137602                       # Number of store instructions
system.switch_cpus13.num_vec_alu_accesses      6975789                       # Number of vector alu accesses
system.switch_cpus13.num_vec_insts            6975789                       # number of vector instructions
system.switch_cpus13.num_vec_register_reads      4650526                       # number of times the vector registers were read
system.switch_cpus13.num_vec_register_writes      2325263                       # number of times the vector registers were written
system.switch_cpus13.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        97148481     56.32%     56.32% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        5491372      3.18%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv             496      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       40723286     23.61%     83.11% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      29137602     16.89%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        172501237                       # Class of executed instruction
system.switch_cpus14.Branches                27100475                       # Number of branches fetched
system.switch_cpus14.committedInsts         140764238                       # Number of instructions committed
system.switch_cpus14.committedOps           172430286                       # Number of ops (including micro ops) committed
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.idle_fraction           0.000003                       # Percentage of idle cycles
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.not_idle_fraction       0.999997                       # Percentage of non-idle cycles
system.switch_cpus14.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.num_busy_cycles     599584369.711088                       # Number of busy cycles
system.switch_cpus14.num_cc_register_reads     48572244                       # number of times the CC registers were read
system.switch_cpus14.num_cc_register_writes     48425388                       # number of times the CC registers were written
system.switch_cpus14.num_conditional_control_insts     24400178                       # number of instructions that are conditional controls
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_func_calls           2463630                       # number of times a function call or return occured
system.switch_cpus14.num_idle_cycles      1679.288912                       # Number of idle cycles
system.switch_cpus14.num_int_alu_accesses    157374395                       # Number of integer alu accesses
system.switch_cpus14.num_int_insts          157374395                       # number of integer instructions
system.switch_cpus14.num_int_register_reads    226601099                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    125079493                       # number of times the integer registers were written
system.switch_cpus14.num_load_insts          40707760                       # Number of load instructions
system.switch_cpus14.num_mem_refs            69832641                       # number of memory refs
system.switch_cpus14.num_store_insts         29124881                       # Number of store instructions
system.switch_cpus14.num_vec_alu_accesses      6973575                       # Number of vector alu accesses
system.switch_cpus14.num_vec_insts            6973575                       # number of vector instructions
system.switch_cpus14.num_vec_register_reads      4649050                       # number of times the vector registers were read
system.switch_cpus14.num_vec_register_writes      2324525                       # number of times the vector registers were written
system.switch_cpus14.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        97108064     56.32%     56.32% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        5489169      3.18%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv             508      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdDiv              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceAdd            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatReduceCmp            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAes              0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdAesMix            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha1Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdSha256Hash2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma2            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdShaSigma3            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::SimdPredAlu            0      0.00%     59.50% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       40707760     23.61%     83.11% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      29124881     16.89%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        172430382                       # Class of executed instruction
system.switch_cpus15.Branches                27138440                       # Number of branches fetched
system.switch_cpus15.committedInsts         140893639                       # Number of instructions committed
system.switch_cpus15.committedOps           172559579                       # Number of ops (including micro ops) committed
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.idle_fraction           0.000006                       # Percentage of idle cycles
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.not_idle_fraction       0.999994                       # Percentage of non-idle cycles
system.switch_cpus15.numCycles              599586049                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.num_busy_cycles     599582566.834270                       # Number of busy cycles
system.switch_cpus15.num_cc_register_reads     48614466                       # number of times the CC registers were read
system.switch_cpus15.num_cc_register_writes     48459096                       # number of times the CC registers were written
system.switch_cpus15.num_conditional_control_insts     24421178                       # number of instructions that are conditional controls
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_func_calls           2466939                       # number of times a function call or return occured
system.switch_cpus15.num_idle_cycles      3482.165730                       # Number of idle cycles
system.switch_cpus15.num_int_alu_accesses    157484975                       # Number of integer alu accesses
system.switch_cpus15.num_int_insts          157484975                       # number of integer instructions
system.switch_cpus15.num_int_register_reads    226698544                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    125178235                       # number of times the integer registers were written
system.switch_cpus15.num_load_insts          40693112                       # Number of load instructions
system.switch_cpus15.num_mem_refs            69837478                       # number of memory refs
system.switch_cpus15.num_store_insts         29144366                       # Number of store instructions
system.switch_cpus15.num_vec_alu_accesses      6960957                       # Number of vector alu accesses
system.switch_cpus15.num_vec_insts            6960957                       # number of vector instructions
system.switch_cpus15.num_vec_register_reads      4640638                       # number of times the vector registers were read
system.switch_cpus15.num_vec_register_writes      2320319                       # number of times the vector registers were written
system.switch_cpus15.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        97248424     56.36%     56.36% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        5473236      3.17%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv             542      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdDiv              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatReduceCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdAes              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdAesMix            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha1Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdSha256Hash2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma2            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdShaSigma3            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::SimdPredAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       40693112     23.58%     83.11% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      29144366     16.89%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        172559680                       # Class of executed instruction
system.switch_cpus16.Branches                27091186                       # Number of branches fetched
system.switch_cpus16.committedInsts         140693649                       # Number of instructions committed
system.switch_cpus16.committedOps           172330377                       # Number of ops (including micro ops) committed
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.idle_fraction           0.000004                       # Percentage of idle cycles
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.not_idle_fraction       0.999996                       # Percentage of non-idle cycles
system.switch_cpus16.numCycles              599586048                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.num_busy_cycles     599583876.656781                       # Number of busy cycles
system.switch_cpus16.num_cc_register_reads     48541632                       # number of times the CC registers were read
system.switch_cpus16.num_cc_register_writes     48391131                       # number of times the CC registers were written
system.switch_cpus16.num_conditional_control_insts     24385203                       # number of instructions that are conditional controls
system.switch_cpus16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus16.num_fp_insts                   0                       # number of float instructions
system.switch_cpus16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus16.num_func_calls           2462737                       # number of times a function call or return occured
system.switch_cpus16.num_idle_cycles      2171.343219                       # Number of idle cycles
system.switch_cpus16.num_int_alu_accesses    157280944                       # Number of integer alu accesses
system.switch_cpus16.num_int_insts          157280944                       # number of integer instructions
system.switch_cpus16.num_int_register_reads    226437948                       # number of times the integer registers were read
system.switch_cpus16.num_int_register_writes    125008205                       # number of times the integer registers were written
system.switch_cpus16.num_load_insts          40663758                       # Number of load instructions
system.switch_cpus16.num_mem_refs            69772895                       # number of memory refs
system.switch_cpus16.num_store_insts         29109137                       # Number of store instructions
system.switch_cpus16.num_vec_alu_accesses      6962067                       # Number of vector alu accesses
system.switch_cpus16.num_vec_insts            6962067                       # number of vector instructions
system.switch_cpus16.num_vec_register_reads      4641378                       # number of times the vector registers were read
system.switch_cpus16.num_vec_register_writes      2320689                       # number of times the vector registers were written
system.switch_cpus16.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus16.op_class::IntAlu        97081334     56.33%     56.33% # Class of executed instruction
system.switch_cpus16.op_class::IntMult        5475729      3.18%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::IntDiv             532      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatAdd             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCmp             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatCvt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatDiv             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::FloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAdd              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAddAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAlu              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCmp              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdCvt              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMisc             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMult             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShift            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShiftAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdDiv              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSqrt             0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatCvt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatDiv            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMisc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMult            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatMultAcc            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatSqrt            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceAdd            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdFloatReduceCmp            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAes              0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdAesMix            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha1Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdSha256Hash2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma2            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdShaSigma3            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::SimdPredAlu            0      0.00%     59.51% # Class of executed instruction
system.switch_cpus16.op_class::MemRead       40663758     23.60%     83.11% # Class of executed instruction
system.switch_cpus16.op_class::MemWrite      29109137     16.89%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus16.op_class::total        172330490                       # Class of executed instruction
system.switch_cpus17.Branches               134784758                       # Number of branches fetched
system.switch_cpus17.committedInsts         902267362                       # Number of instructions committed
system.switch_cpus17.committedOps          1005166874                       # Number of ops (including micro ops) committed
system.switch_cpus17.dtb.accesses                   0                       # DTB accesses
system.switch_cpus17.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.hits                       0                       # DTB hits
system.switch_cpus17.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.dtb.misses                     0                       # DTB misses
system.switch_cpus17.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus17.dtb.read_misses                0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus17.dtb.write_misses               0                       # DTB write misses
system.switch_cpus17.idle_fraction                  0                       # Percentage of idle cycles
system.switch_cpus17.itb.accesses                   0                       # DTB accesses
system.switch_cpus17.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.hits                       0                       # DTB hits
system.switch_cpus17.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus17.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus17.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus17.itb.misses                     0                       # DTB misses
system.switch_cpus17.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus17.itb.read_hits                  0                       # DTB read hits
system.switch_cpus17.itb.read_misses                0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus17.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus17.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus17.itb.write_hits                 0                       # DTB write hits
system.switch_cpus17.itb.write_misses               0                       # DTB write misses
system.switch_cpus17.not_idle_fraction              1                       # Percentage of non-idle cycles
system.switch_cpus17.numCycles             2568011232                       # number of cpu cycles simulated
system.switch_cpus17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus17.num_busy_cycles       2568011232                       # Number of busy cycles
system.switch_cpus17.num_cc_register_reads    259565964                       # number of times the CC registers were read
system.switch_cpus17.num_cc_register_writes    254125231                       # number of times the CC registers were written
system.switch_cpus17.num_conditional_control_insts    115055027                       # number of instructions that are conditional controls
system.switch_cpus17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus17.num_fp_insts                   0                       # number of float instructions
system.switch_cpus17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus17.num_func_calls          10928166                       # number of times a function call or return occured
system.switch_cpus17.num_idle_cycles                0                       # Number of idle cycles
system.switch_cpus17.num_int_alu_accesses    859994148                       # Number of integer alu accesses
system.switch_cpus17.num_int_insts          859994148                       # number of integer instructions
system.switch_cpus17.num_int_register_reads   1363593841                       # number of times the integer registers were read
system.switch_cpus17.num_int_register_writes    794772840                       # number of times the integer registers were written
system.switch_cpus17.num_load_insts         213191219                       # Number of load instructions
system.switch_cpus17.num_mem_refs           299242862                       # number of memory refs
system.switch_cpus17.num_store_insts         86051643                       # Number of store instructions
system.switch_cpus17.num_vec_alu_accesses     90065283                       # Number of vector alu accesses
system.switch_cpus17.num_vec_insts           90065283                       # number of vector instructions
system.switch_cpus17.num_vec_register_reads    117760813                       # number of times the vector registers were read
system.switch_cpus17.num_vec_register_writes     71306781                       # number of times the vector registers were written
system.switch_cpus17.op_class::No_OpClass            0      0.00%      0.00% # Class of executed instruction
system.switch_cpus17.op_class::IntAlu       611149266     60.80%     60.80% # Class of executed instruction
system.switch_cpus17.op_class::IntMult       35369037      3.52%     64.32% # Class of executed instruction
system.switch_cpus17.op_class::IntDiv          680035      0.07%     64.39% # Class of executed instruction
system.switch_cpus17.op_class::FloatAdd      11306386      1.12%     65.51% # Class of executed instruction
system.switch_cpus17.op_class::FloatCmp       7481074      0.74%     66.26% # Class of executed instruction
system.switch_cpus17.op_class::FloatCvt       3078104      0.31%     66.56% # Class of executed instruction
system.switch_cpus17.op_class::FloatMult     10201369      1.01%     67.58% # Class of executed instruction
system.switch_cpus17.op_class::FloatMultAcc     12275206      1.22%     68.80% # Class of executed instruction
system.switch_cpus17.op_class::FloatDiv       1717206      0.17%     68.97% # Class of executed instruction
system.switch_cpus17.op_class::FloatMisc     11986306      1.19%     70.16% # Class of executed instruction
system.switch_cpus17.op_class::FloatSqrt            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus17.op_class::SimdAdd              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus17.op_class::SimdAddAcc            0      0.00%     70.16% # Class of executed instruction
system.switch_cpus17.op_class::SimdAlu         680064      0.07%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdCmp              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdCvt              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdMisc             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdMult             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdShift            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdDiv              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdSqrt             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdAes              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdAesMix            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus17.op_class::MemRead      213191219     21.21%     91.44% # Class of executed instruction
system.switch_cpus17.op_class::MemWrite      86051643      8.56%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus17.op_class::total       1005166915                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4279366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1459695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8497471                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1459697                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           52140923                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     14699450                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48323173                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           279737                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         177277                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          360682                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          629                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp          629                       # Transaction distribution
system.membus.trans_dist::ReadExReq          11447581                       # Transaction distribution
system.membus.trans_dist::ReadExResp         11447581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      52140926                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1439083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1472122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2911205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port      6735722                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port      4772547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     11508269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port      6072027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port      5455106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     11527133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port      6061301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port      5438356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     11499657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port      6067078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port      5462324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     11529402                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port      6709996                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port      4796462                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     11506458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port      6711407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port      4789684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     11501091                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port      6700221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port      4801028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     11501249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port      6083942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port      5420006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     11503948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port      6093835                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port      5420397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     11514232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port      6110193                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port      5438687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     11548880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port      6746180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port      4776511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     11522691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port      6712600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port      4796587                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     11509187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port      6722712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port      4806709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     11529421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port      6076777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port      5463814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     11540591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port      6085971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port      5426861                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     11512832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port      6108619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port      5428238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     11536857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              187203103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     83744256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     83587840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    167332096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    342235648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    245613440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total    587849088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    286927104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    301949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total    588876160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    285913728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    300855936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total    586769664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    286648960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    302155776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total    588804736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    339582464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    247613184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total    587195648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    339782528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    247286400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total    587068928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    339378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    247908608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total    587286656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    288837376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    299052160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total    587889536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    288251776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    299086464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total    587338240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    289937536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    300479488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total    590417024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    342965376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    246213504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total    589178880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    340343296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    247915136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total    588258432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    340454784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    248302976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total    588757760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    287119616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    302486912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total    589606528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    288189824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    299205120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total    587394944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    289217408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    299482112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total    588699520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              9578723840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          3815486                       # Total snoops (count)
system.membus.snoopTraffic                  442214912                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          64046150                       # Request fanout histogram
system.membus.snoop_fanout::mean             3.943231                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.171977                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29110488     45.45%     45.45% # Request fanout histogram
system.membus.snoop_fanout::1                 6124834      9.56%     55.02% # Request fanout histogram
system.membus.snoop_fanout::2                 3395211      5.30%     60.32% # Request fanout histogram
system.membus.snoop_fanout::3                 2515716      3.93%     64.24% # Request fanout histogram
system.membus.snoop_fanout::4                 2007578      3.13%     67.38% # Request fanout histogram
system.membus.snoop_fanout::5                 1718542      2.68%     70.06% # Request fanout histogram
system.membus.snoop_fanout::6                 1545897      2.41%     72.48% # Request fanout histogram
system.membus.snoop_fanout::7                 1447354      2.26%     74.74% # Request fanout histogram
system.membus.snoop_fanout::8                 1449089      2.26%     77.00% # Request fanout histogram
system.membus.snoop_fanout::9                 1551658      2.42%     79.42% # Request fanout histogram
system.membus.snoop_fanout::10                1679379      2.62%     82.04% # Request fanout histogram
system.membus.snoop_fanout::11                1738099      2.71%     84.76% # Request fanout histogram
system.membus.snoop_fanout::12                1767018      2.76%     87.52% # Request fanout histogram
system.membus.snoop_fanout::13                2059759      3.22%     90.73% # Request fanout histogram
system.membus.snoop_fanout::14                2798980      4.37%     95.10% # Request fanout histogram
system.membus.snoop_fanout::15                2765605      4.32%     99.42% # Request fanout histogram
system.membus.snoop_fanout::16                 370943      0.58%    100.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              16                       # Request fanout histogram
system.membus.snoop_fanout::total            64046150                       # Request fanout histogram
system.membus.respLayer19.occupancy       36834763099                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer11.occupancy       36816860860                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer15.occupancy       36910171837                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer35.occupancy       36877583449                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer31.occupancy       36817699949                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer55.occupancy       36945863035                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             3.5                       # Layer utilization (%)
system.membus.respLayer39.occupancy       36965992580                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             3.5                       # Layer utilization (%)
system.membus.respLayer63.occupancy       36947180158                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        159650686532                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.9                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        141962815694                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              13.3                       # Layer utilization (%)
system.membus.respLayer51.occupancy       36912757155                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer59.occupancy       36863850614                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer27.occupancy       36822845271                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer23.occupancy       36823648162                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer43.occupancy       36877541491                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             3.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy        36893102287                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9809439087                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy        36839328166                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer47.occupancy       36838295783                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             3.4                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   117861.400000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  136718.419866                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value        12758                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       385826                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  929137547373                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      1767921                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    330623732                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst    140764335                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      471388067                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    330623732                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst    140764335                       # number of overall hits
system.cpu14.icache.overall_hits::total     471388067                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          184                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          184                       # number of overall misses
system.cpu14.icache.overall_misses::total          184                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst    330623916                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst    140764335                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    471388251                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    330623916                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst    140764335                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    471388251                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    330623732                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst    140764335                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     471388067                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    330623916                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst    140764335                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    471388251                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         164.457499                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         471388251                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        2561892.668478                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965085902                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   164.457499                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.263554                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.263554                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     18384141973                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    18384141973                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    152715277                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data     65620046                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      218335323                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    152715277                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data     65620046                       # number of overall hits
system.cpu14.dcache.overall_hits::total     218335323                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      8995269                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data      3924689                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     12919958                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      8995269                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data      3924689                       # number of overall misses
system.cpu14.dcache.overall_misses::total     12919958                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 332160033532                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 332160033532                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 332160033532                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 332160033532                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    161710546                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data     69544735                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    231255281                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    161710546                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data     69544735                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    231255281                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.055626                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.056434                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.055869                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.055626                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.056434                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.055869                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 84633.466125                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 25709.064498                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 84633.466125                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 25709.064498                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      2953445                       # number of writebacks
system.cpu14.dcache.writebacks::total         2953445                       # number of writebacks
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      3924689                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      3924689                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      3924689                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      3924689                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 314691475993                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 314691475993                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 314691475993                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 314691475993                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.056434                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.016971                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.056434                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.016971                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 80182.525544                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 80182.525544                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 80182.525544                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 80182.525544                       # average overall mshr miss latency
system.cpu14.dcache.replacements             12824102                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     86576519                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     37344935                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     123921454                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7388160                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data      3219480                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     10607640                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 290918605602                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 290918605602                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     93964679                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     40564415                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    134529094                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.078627                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.079367                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.078850                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 90361.985663                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 27425.384497                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      3219480                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      3219480                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 276654895572                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 276654895572                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.079367                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.023931                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 85931.546576                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 85931.546576                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66138758                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     28275111                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     94413869                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1607109                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data       705209                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2312318                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data  41241427930                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  41241427930                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     67745867                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     28980320                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     96726187                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.023723                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.024334                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.023906                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 58481.142371                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 17835.534702                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data       705209                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total       705209                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data  38036580421                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  38036580421                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.024334                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.007291                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 53936.606624                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 53936.606624                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       543961                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       142803                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       686764                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         4043                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data         1858                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         5901                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data     69261080                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total     69261080                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       548004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       144661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       692665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007378                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.012844                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.008519                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 37277.222820                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 11737.176750                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data         1858                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total         1858                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data     60734462                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total     60734462                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.012844                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.002682                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 32688.085038                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32688.085038                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       532355                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       138022                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       670377                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        15140                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data         6431                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        21571                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    141728030                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    141728030                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       547495                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       144453                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       691948                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027653                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.044520                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.031174                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 22038.256881                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  6570.304112                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data         6431                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total         6431                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    111435644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    111435644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.044520                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.009294                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17327.887420                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17327.887420                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data       391134                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       391134                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data       345006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       345006                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.860088                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         232639904                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        12900109                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.033949                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965098404                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    22.820346                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    34.039741                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.356568                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.531871                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.888439                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       245540003                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      245540003                       # Number of data accesses
system.cpu15.numPwrStateTransitions                30                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   208620.142857                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  240366.135210                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         8667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       707055                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            14                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  929136394612                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2920682                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    330586454                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst    140893741                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      471480195                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    330586454                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst    140893741                       # number of overall hits
system.cpu15.icache.overall_hits::total     471480195                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          184                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          184                       # number of overall misses
system.cpu15.icache.overall_misses::total          184                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst    330586638                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst    140893741                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    471480379                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    330586638                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst    140893741                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    471480379                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    330586454                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst    140893741                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     471480195                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    330586638                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst    140893741                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    471480379                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         164.460312                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         471480379                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        2562393.364130                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967046930                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   164.460312                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.263558                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     18387734965                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    18387734965                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    152784248                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data     65616474                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      218400722                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    152784248                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data     65616474                       # number of overall hits
system.cpu15.dcache.overall_hits::total     218400722                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      9006736                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data      3916537                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     12923273                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      9006736                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data      3916537                       # number of overall misses
system.cpu15.dcache.overall_misses::total     12923273                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 331641854208                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 331641854208                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 331641854208                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 331641854208                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    161790984                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data     69533011                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    231323995                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    161790984                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data     69533011                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    231323995                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.055669                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.056326                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.055867                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.055669                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.056326                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.055867                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 84677.319328                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 25662.373163                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 84677.319328                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 25662.373163                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      2944909                       # number of writebacks
system.cpu15.dcache.writebacks::total         2944909                       # number of writebacks
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      3916537                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      3916537                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      3916537                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      3916537                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 314214309172                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 314214309172                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 314214309172                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 314214309172                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.056326                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.016931                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.056326                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.016931                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 80227.586047                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 80227.586047                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 80227.586047                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 80227.586047                       # average overall mshr miss latency
system.cpu15.dcache.replacements             12828594                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     86631944                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     37326175                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     123958119                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7400873                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data      3215288                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     10616161                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 290457651504                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 290457651504                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     94032817                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     40541463                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    134574280                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.078705                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.079309                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.078887                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 90336.433783                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 27359.951634                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      3215288                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      3215288                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 276214405160                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 276214405160                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.079309                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.023892                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 85906.582913                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 85906.582913                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66152304                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     28290299                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     94442603                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1605863                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data       701249                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2307112                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data  41184202704                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  41184202704                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     67758167                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     28991548                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     96749715                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.023700                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.024188                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.023846                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 58729.784576                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 17850.976764                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data       701249                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total       701249                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data  37999904012                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  37999904012                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.024188                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.007248                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 54188.888700                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 54188.888700                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       533142                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       151082                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       684224                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         3884                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data         1862                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         5746                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data     74811968                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total     74811968                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       537026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       152944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       689970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007232                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.012174                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.008328                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 40178.285714                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 13019.834320                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data         1862                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total         1862                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data     66335978                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total     66335978                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.012174                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.002699                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 35626.196563                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35626.196563                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       522100                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       145840                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       667940                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14480                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data         6868                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        21348                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    151067024                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    151067024                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       536580                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       152708                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       689288                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.026986                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.044975                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.030971                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 21995.781013                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  7076.401724                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data         6868                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total         6868                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    118742400                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    118742400                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.044975                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.009964                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17289.225393                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17289.225393                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data       678680                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       678680                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data       601104                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       601104                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.874660                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         232703273                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        12903614                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           18.033961                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967059432                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    22.848744                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    34.025917                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.357012                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.531655                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888667                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       245606867                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      245606867                       # Number of data accesses
system.cpu16.numPwrStateTransitions                42                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   118830.900000                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  154644.036364                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         6349                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       476427                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            20                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  929136938676                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2376618                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    330581637                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst    140693763                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      471275400                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    330581637                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst    140693763                       # number of overall hits
system.cpu16.icache.overall_hits::total     471275400                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          185                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          185                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          185                       # number of overall misses
system.cpu16.icache.overall_misses::total          185                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst    330581822                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst    140693763                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    471275585                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    330581822                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst    140693763                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    471275585                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    330581637                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst    140693763                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     471275400                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    330581822                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst    140693763                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    471275585                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         165.340651                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         471275585                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             185                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        2547435.594595                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206969007958                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   165.340651                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.264969                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.264969                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     18379748000                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    18379748000                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    152786995                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data     65553326                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      218340321                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    152786995                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data     65553326                       # number of overall hits
system.cpu16.dcache.overall_hits::total     218340321                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      9008146                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data      3924434                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     12932580                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      9008146                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data      3924434                       # number of overall misses
system.cpu16.dcache.overall_misses::total     12932580                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 332615095616                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 332615095616                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 332615095616                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 332615095616                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    161795141                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data     69477760                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    231272901                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    161795141                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data     69477760                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    231272901                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.055676                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.056485                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.055919                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.055676                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.056485                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.055919                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 84754.921504                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 25719.160107                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 84754.921504                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 25719.160107                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      2947945                       # number of writebacks
system.cpu16.dcache.writebacks::total         2947945                       # number of writebacks
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      3924434                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      3924434                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      3924434                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      3924434                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 315147586374                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 315147586374                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 315147586374                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 315147586374                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.056485                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.016969                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.056485                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.016969                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 80303.958832                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 80303.958832                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 80303.958832                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 80303.958832                       # average overall mshr miss latency
system.cpu16.dcache.replacements             12838705                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     86625234                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     37293934                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     123919168                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7402111                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data      3222858                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     10624969                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 291312504330                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 291312504330                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     94027345                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     40516792                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    134544137                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.078723                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.079544                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.078970                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 90389.494148                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 27417.727462                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      3222858                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      3222858                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 277034450062                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 277034450062                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.079544                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.023954                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 85959.247991                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 85959.247991                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66161761                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     28259392                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total     94421153                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1606035                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data       701576                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      2307611                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data  41302591286                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total  41302591286                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     67767796                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     28960968                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total     96728764                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.023699                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.024225                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.023857                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 58871.157631                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 17898.420178                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data       701576                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total       701576                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data  38113136312                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total  38113136312                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.024225                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.007253                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 54325.028667                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 54325.028667                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       533705                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       146443                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       680148                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         3994                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data         1831                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         5825                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data     72191906                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total     72191906                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       537699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       148274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       685973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007428                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.012349                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.008492                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 39427.583834                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 12393.460258                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data         1831                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total         1831                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data     63781010                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total     63781010                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.012349                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.002669                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 34833.975969                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34833.975969                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       522669                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       141471                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       664140                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14546                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data         6610                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        21156                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    145367898                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    145367898                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       537215                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       148081                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       685296                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027077                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.044638                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.030871                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 21992.117700                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  6871.237379                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data         6610                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total         6610                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    114285351                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    114285351                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.044638                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.009645                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17289.765658                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17289.765658                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data       598310                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       598310                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data       529298                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       529298                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          56.877216                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         232644187                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        12913061                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           18.016192                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969020460                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    22.840213                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    34.037004                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.356878                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.531828                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.888707                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       245557231                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      245557231                       # Number of data accesses
system.cpu17.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu17.pwrStateResidencyTicks::ON  929139315294                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst   2000204364                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::.switch_cpus17.inst    902267404                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total     2902471768                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst   2000204364                       # number of overall hits
system.cpu17.icache.overall_hits::.switch_cpus17.inst    902267404                       # number of overall hits
system.cpu17.icache.overall_hits::total    2902471768                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst          874                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total          874                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst          874                       # number of overall misses
system.cpu17.icache.overall_misses::total          874                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst   2000205238                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::.switch_cpus17.inst    902267404                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total   2902472642                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst   2000205238                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::.switch_cpus17.inst    902267404                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total   2902472642                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.000000                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.000000                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks          250                       # number of writebacks
system.cpu17.icache.writebacks::total             250                       # number of writebacks
system.cpu17.icache.replacements                  250                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst   2000204364                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::.switch_cpus17.inst    902267404                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total    2902471768                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst          874                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::.switch_cpus17.inst    902267404                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total   2902472642                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         623.933965                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs        2902472642                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs             874                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs        3320906.913043                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   623.933965                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.999894                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses    113196433912                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses   113196433912                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data    633374898                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::.switch_cpus17.data    285834601                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total      919209499                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data    633374898                       # number of overall hits
system.cpu17.dcache.overall_hits::.switch_cpus17.data    285834601                       # number of overall hits
system.cpu17.dcache.overall_hits::total     919209499                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data      6166974                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::.switch_cpus17.data      2644834                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total      8811808                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data      6166974                       # number of overall misses
system.cpu17.dcache.overall_misses::.switch_cpus17.data      2644834                       # number of overall misses
system.cpu17.dcache.overall_misses::total      8811808                       # number of overall misses
system.cpu17.dcache.demand_miss_latency::.switch_cpus17.data  70390183383                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total  70390183383                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::.switch_cpus17.data  70390183383                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total  70390183383                       # number of overall miss cycles
system.cpu17.dcache.demand_accesses::.cpu17.data    639541872                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::.switch_cpus17.data    288479435                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total    928021307                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data    639541872                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::.switch_cpus17.data    288479435                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total    928021307                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.009643                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::.switch_cpus17.data     0.009168                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.009495                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.009643                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::.switch_cpus17.data     0.009168                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.009495                       # miss rate for overall accesses
system.cpu17.dcache.demand_avg_miss_latency::.switch_cpus17.data 26614.216009                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total  7988.165809                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::.switch_cpus17.data 26614.216009                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total  7988.165809                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks      2626757                       # number of writebacks
system.cpu17.dcache.writebacks::total         2626757                       # number of writebacks
system.cpu17.dcache.demand_mshr_misses::.switch_cpus17.data      2644834                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total      2644834                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::.switch_cpus17.data      2644834                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total      2644834                       # number of overall MSHR misses
system.cpu17.dcache.demand_mshr_miss_latency::.switch_cpus17.data  68184391827                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total  68184391827                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::.switch_cpus17.data  68184391827                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total  68184391827                       # number of overall MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_rate::.switch_cpus17.data     0.009168                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.002850                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::.switch_cpus17.data     0.009168                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.002850                       # mshr miss rate for overall accesses
system.cpu17.dcache.demand_avg_mshr_miss_latency::.switch_cpus17.data 25780.216009                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 25780.216009                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::.switch_cpus17.data 25780.216009                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 25780.216009                       # average overall mshr miss latency
system.cpu17.dcache.replacements              8811656                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data    453489019                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::.switch_cpus17.data    205911827                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total     659400846                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data      5828617                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::.switch_cpus17.data      2597474                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total      8426091                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_miss_latency::.switch_cpus17.data  68406599034                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total  68406599034                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_accesses::.cpu17.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::.switch_cpus17.data    208509301                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total    667826937                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.012690                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::.switch_cpus17.data     0.012457                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.012617                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::.switch_cpus17.data 26335.816656                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total  8118.426330                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_mshr_misses::.switch_cpus17.data      2597474                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total      2597474                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::.switch_cpus17.data  66240305718                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total  66240305718                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::.switch_cpus17.data     0.012457                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.003889                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus17.data 25501.816656                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 25501.816656                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_hits::.cpu17.data    179885879                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::.switch_cpus17.data     79922774                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total    259808653                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data       338357                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::.switch_cpus17.data        47360                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total       385717                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_miss_latency::.switch_cpus17.data   1983584349                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total   1983584349                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_accesses::.cpu17.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::.switch_cpus17.data     79970134                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total    260194370                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.001877                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::.switch_cpus17.data     0.000592                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.001482                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_miss_latency::.switch_cpus17.data 41883.115477                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total  5142.589901                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_mshr_misses::.switch_cpus17.data        47360                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total        47360                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_miss_latency::.switch_cpus17.data   1944086109                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total   1944086109                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_rate::.switch_cpus17.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.000182                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus17.data 41049.115477                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 41049.115477                       # average WriteReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data     13495618                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::.switch_cpus17.data      6120791                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total     19616409                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data           73                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::.switch_cpus17.data           31                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_miss_latency::.switch_cpus17.data       339438                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       339438                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::.switch_cpus17.data      6120822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total     19616513                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::.switch_cpus17.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus17.data 10949.612903                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total  3263.826923                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_mshr_misses::.switch_cpus17.data           31                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus17.data       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       313584                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus17.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus17.data 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.612903                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data     13495691                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::.switch_cpus17.data      6120822                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total     19616513                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::.switch_cpus17.data      6120822                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total     19616513                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         255.999312                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs         967254333                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs         8811912                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs          109.766681                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle            1668                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   136.736355                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_blocks::.switch_cpus17.data   119.262956                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.534126                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::.switch_cpus17.data     0.465871                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses     30960950568                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses    30960950568                       # Number of data accesses
system.cpu10.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   99010.687500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  157561.665572                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value        10957                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       436161                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  929137731123                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      1584171                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    330619571                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst    140767296                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      471386867                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    330619571                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst    140767296                       # number of overall hits
system.cpu10.icache.overall_hits::total     471386867                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          184                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          184                       # number of overall misses
system.cpu10.icache.overall_misses::total          184                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst    330619755                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst    140767296                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    471387051                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    330619755                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst    140767296                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    471387051                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    330619571                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst    140767296                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     471386867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    330619755                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst    140767296                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    471387051                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         164.461516                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         471387051                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        2561886.146739                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957279296                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   164.461516                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.263560                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.263560                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     18384095173                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    18384095173                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    152699663                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data     65624890                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      218324553                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    152699663                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data     65624890                       # number of overall hits
system.cpu10.dcache.overall_hits::total     218324553                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      9028697                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data      3927072                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     12955769                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      9028697                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data      3927072                       # number of overall misses
system.cpu10.dcache.overall_misses::total     12955769                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 332132096920                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 332132096920                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 332132096920                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 332132096920                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    161728360                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data     69551962                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    231280322                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    161728360                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data     69551962                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    231280322                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.055826                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.056462                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.056018                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.055826                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.056462                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.056018                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 84574.995549                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 25635.845848                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 84574.995549                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 25635.845848                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      2963963                       # number of writebacks
system.cpu10.dcache.writebacks::total         2963963                       # number of writebacks
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      3927072                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      3927072                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      3927072                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      3927072                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 314650833238                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 314650833238                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 314650833238                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 314650833238                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.056462                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.016980                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.056462                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.016980                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 80123.520332                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 80123.520332                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 80123.520332                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 80123.520332                       # average overall mshr miss latency
system.cpu10.dcache.replacements             12860873                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     86560732                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     37354233                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     123914965                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7418569                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data      3220123                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     10638692                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 290990088466                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 290990088466                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     93979301                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     40574356                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    134553657                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.078938                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.079364                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.079067                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 90366.140817                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 27352.054977                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      3220123                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      3220123                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 276722992694                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 276722992694                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.079364                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.023932                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 85935.534976                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 85935.534976                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66138931                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     28270657                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     94409588                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1610128                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data       706949                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2317077                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data  41142008454                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  41142008454                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     67749059                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     28977606                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     96726665                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.023766                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.024396                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.023955                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 58196.572106                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 17755.995357                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data       706949                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total       706949                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data  37927840544                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  37927840544                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.024396                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.007309                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 53650.037759                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 53650.037759                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       541744                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       141571                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       683315                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         3970                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data         1794                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         5764                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data     70723814                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total     70723814                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       545714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       143365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       689079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007275                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.012514                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.008365                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 39422.415831                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 12269.919153                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data         1794                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total         1794                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data     62509616                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total     62509616                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.012514                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.002603                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 34843.710145                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34843.710145                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       530158                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       136795                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       666953                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        15076                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data         6376                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        21452                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    140495690                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    140495690                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       545234                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       143171                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       688405                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027651                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.044534                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.031162                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 22035.083124                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  6549.304960                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data         6376                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total         6376                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    110504187                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    110504187                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.044534                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.009262                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17331.271487                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17331.271487                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data       609026                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       609026                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data       539274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       539274                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.866533                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         232657823                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        12936010                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           17.985285                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957291798                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    22.823045                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    34.043488                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.356610                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.531929                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.888540                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       245593816                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      245593816                       # Number of data accesses
system.cpu11.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   229931.777778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  243557.110761                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value        12108                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       717341                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  929135176522                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      4138772                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    330576661                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst    140961038                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      471537699                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    330576661                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst    140961038                       # number of overall hits
system.cpu11.icache.overall_hits::total     471537699                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          184                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          184                       # number of overall misses
system.cpu11.icache.overall_misses::total          184                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst    330576845                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst    140961038                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    471537883                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    330576845                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst    140961038                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    471537883                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    330576661                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst    140961038                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     471537699                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    330576845                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst    140961038                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    471537883                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         164.462575                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         471537883                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        2562705.885870                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959201032                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   164.462575                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.263562                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.263562                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     18389977621                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    18389977621                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    152819869                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data     65720278                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      218540147                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    152819869                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data     65720278                       # number of overall hits
system.cpu11.dcache.overall_hits::total     218540147                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      9001149                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data      3918385                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     12919534                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      9001149                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data      3918385                       # number of overall misses
system.cpu11.dcache.overall_misses::total     12919534                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 331090676748                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 331090676748                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 331090676748                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 331090676748                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    161821018                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data     69638663                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    231459681                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    161821018                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data     69638663                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    231459681                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.055624                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.056267                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.055818                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.055624                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.056267                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.055818                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 84496.719120                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 25627.137693                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 84496.719120                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 25627.137693                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      2957152                       # number of writebacks
system.cpu11.dcache.writebacks::total         2957152                       # number of writebacks
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      3918385                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      3918385                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      3918385                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      3918385                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 313654375249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 313654375249                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 313654375249                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 313654375249                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.056267                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.016929                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.056267                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.016929                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 80046.849722                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 80046.849722                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 80046.849722                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 80046.849722                       # average overall mshr miss latency
system.cpu11.dcache.replacements             12825796                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     86652558                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     37406948                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     124059506                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7392889                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data      3211750                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     10604639                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 290007588434                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 290007588434                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     94045447                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     40618698                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    134664145                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.078610                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.079071                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.078749                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 90295.816435                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 27347.238169                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      3211750                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      3211750                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 275779211354                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 275779211354                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.079071                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.023850                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 85865.715374                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 85865.715374                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66167311                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     28313330                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     94480641                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1608260                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data       706635                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2314895                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data  41083088314                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  41083088314                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     67775571                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     29019965                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     96795536                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.023729                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.024350                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.023915                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 58139.051015                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 17747.279386                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data       706635                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total       706635                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data  37875163895                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  37875163895                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.024350                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.007300                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 53599.331897                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 53599.331897                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       531979                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       143290                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       675269                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         3991                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data         1843                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5834                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data     69950476                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total     69950476                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       535970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       145133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       681103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007446                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.012699                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.008566                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 37954.680412                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 11990.139870                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data         1843                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total         1843                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data     61526204                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total     61526204                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.012699                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.002706                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 33383.724362                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33383.724362                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       520779                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       138432                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       659211                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        14667                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data         6492                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        21159                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    143376508                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    143376508                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       535446                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       144924                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       680370                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027392                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.044796                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.031099                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 22085.105977                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6776.147644                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data         6492                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total         6492                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    112825953                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    112825953                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.044796                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.009542                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17379.228743                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17379.228743                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data       323266                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total       323266                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data       286646                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total       286646                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.869289                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         232821163                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        12900068                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           18.048057                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959213534                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    22.828670                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    34.040618                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.356698                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.531885                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.888583                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       245721222                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      245721222                       # Number of data accesses
system.cpu12.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   181172.333333                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  224006.788482                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value        12763                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       676208                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  929136597709                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      2717585                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    330593318                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst    140830718                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      471424036                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    330593318                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst    140830718                       # number of overall hits
system.cpu12.icache.overall_hits::total     471424036                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          184                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          184                       # number of overall misses
system.cpu12.icache.overall_misses::total          184                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst    330593502                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst    140830718                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    471424220                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    330593502                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst    140830718                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    471424220                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    330593318                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst    140830718                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     471424036                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    330593502                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst    140830718                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    471424220                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         164.460404                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         471424220                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        2562088.152174                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   164.460404                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.263558                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.263558                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     18385544764                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    18385544764                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    152793247                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data     65673321                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      218466568                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    152793247                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data     65673321                       # number of overall hits
system.cpu12.dcache.overall_hits::total     218466568                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      8997110                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data      3913264                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     12910374                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      8997110                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data      3913264                       # number of overall misses
system.cpu12.dcache.overall_misses::total     12910374                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 331743520472                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 331743520472                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 331743520472                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 331743520472                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    161790357                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data     69586585                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    231376942                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    161790357                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data     69586585                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    231376942                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.055610                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.056236                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.055798                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.055610                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.056236                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.055798                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 84774.122183                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 25695.887700                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 84774.122183                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 25695.887700                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      2953360                       # number of writebacks
system.cpu12.dcache.writebacks::total         2953360                       # number of writebacks
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      3913264                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      3913264                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      3913264                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      3913264                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 314331827496                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 314331827496                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 314331827496                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 314331827496                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.056236                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.016913                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.056236                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.016913                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 80324.718060                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 80324.718060                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 80324.718060                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 80324.718060                       # average overall mshr miss latency
system.cpu12.dcache.replacements             12816363                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     86635746                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     37385314                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     124021060                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7388525                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data      3208272                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     10596797                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 289968033892                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 289968033892                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     94024271                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     40593586                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    134617857                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.078581                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.079034                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.078718                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 90381.374738                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 27363.743393                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      3208272                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      3208272                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 275758705104                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 275758705104                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.079034                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.023832                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 85952.408369                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 85952.408369                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66157501                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     28288007                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     94445508                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1608585                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data       704992                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2313577                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data  41775486580                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  41775486580                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     67766086                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     28992999                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     96759085                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.023737                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.024316                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.023911                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 59256.681750                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 18056.665752                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data       704992                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total       704992                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data  38573122392                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  38573122392                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.024316                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.007286                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 54714.269654                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 54714.269654                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       535447                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       142024                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       677471                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4041                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data         1741                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         5782                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data     69757588                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total     69757588                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       539488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       143765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       683253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007490                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.012110                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.008462                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 40067.540494                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 12064.612245                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data         1741                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total         1741                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data     61826524                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total     61826524                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.012110                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 35512.075818                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35512.075818                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       524187                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       137214                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       661401                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14780                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data         6351                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        21131                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    140145634                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    140145634                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       538967                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       143565                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       682532                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027423                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.044238                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.030960                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 22066.703511                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6632.229142                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data         6351                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total         6351                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    110226776                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    110226776                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.044238                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.009305                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17355.814202                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17355.814202                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data       296476                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       296476                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data       265486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       265486                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.871018                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         232742736                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        12890742                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           18.055030                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    22.823365                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    34.047654                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.356615                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.531995                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.888610                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       245633469                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      245633469                       # Number of data accesses
system.cpu13.numPwrStateTransitions                54                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   111641.884615                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  163635.095519                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         6154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       535155                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            26                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  929136412605                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2902689                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    330587896                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst    140821219                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      471409115                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    330587896                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst    140821219                       # number of overall hits
system.cpu13.icache.overall_hits::total     471409115                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          184                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          184                       # number of overall misses
system.cpu13.icache.overall_misses::total          184                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst    330588080                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst    140821219                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    471409299                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    330588080                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst    140821219                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    471409299                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    330587896                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst    140821219                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     471409115                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          184                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    330588080                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst    140821219                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    471409299                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         164.454558                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         471409299                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             184                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        2562007.059783                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963124874                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   164.454558                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.263549                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.263549                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          184                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.294872                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     18384962845                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    18384962845                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    152819718                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data     65651000                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      218470718                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    152819718                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data     65651000                       # number of overall hits
system.cpu13.dcache.overall_hits::total     218470718                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      8994442                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data      3921010                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     12915452                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      8994442                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data      3921010                       # number of overall misses
system.cpu13.dcache.overall_misses::total     12915452                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 331853679166                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 331853679166                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 331853679166                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 331853679166                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    161814160                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data     69572010                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    231386170                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    161814160                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data     69572010                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    231386170                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.055585                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.056359                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.055818                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.055585                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.056359                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.055818                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 84634.744407                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 25694.314002                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 84634.744407                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 25694.314002                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      2950701                       # number of writebacks
system.cpu13.dcache.writebacks::total         2950701                       # number of writebacks
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      3921010                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      3921010                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      3921010                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      3921010                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 314404864604                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 314404864604                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 314404864604                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 314404864604                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.056359                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.016946                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.056359                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.016946                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 80184.662779                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 80184.662779                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 80184.662779                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 80184.662779                       # average overall mshr miss latency
system.cpu13.dcache.replacements             12822142                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     86662016                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     37362286                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     124024302                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7387460                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data      3217081                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     10604541                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 290483434200                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 290483434200                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     94049476                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     40579367                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    134628843                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.078549                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.079279                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.078769                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 90294.100211                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27392.362781                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      3217081                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      3217081                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 276234397734                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 276234397734                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.079279                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.023896                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 85864.918457                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 85864.918457                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66157702                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     28288714                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     94446416                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1606982                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data       703929                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2310911                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data  41370244966                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  41370244966                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     67764684                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     28992643                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     96757327                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.023714                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.024280                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.023884                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 58770.479645                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 17902.136848                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data       703929                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total       703929                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data  38170466870                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  38170466870                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.024280                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.007275                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 54224.881870                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 54224.881870                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       531997                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       143276                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       675273                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         3935                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data         1781                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5716                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data     65437254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total     65437254                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       535932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       145057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       680989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007342                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.012278                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.008394                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 36741.860752                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 11448.085024                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data         1781                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total         1781                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data     57283414                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total     57283414                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.012278                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 32163.623807                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32163.623807                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       520782                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       138539                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       659321                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14696                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data         6345                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        21041                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    139981322                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    139981322                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       535478                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       144884                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       680362                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027445                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.043794                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.030926                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 22061.674074                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  6652.788461                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data         6345                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total         6345                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    110163357                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    110163357                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.043794                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.009326                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17362.231206                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17362.231206                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data       321480                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       321480                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data       286908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       286908                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          56.902720                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         232747530                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        12895972                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           18.048080                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963137376                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    22.860852                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    34.041868                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.357201                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.531904                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.889105                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       245643493                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      245643493                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           15                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 185102.571429                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 326903.632171                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        37966                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       919610                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 863796348130                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      1295718                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1136202356152                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           27                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 183734.230769                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 297485.266968                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        35126                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       921785                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 1017083952571                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      2388545                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 982913658884                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean       299921                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 339341.478135                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        36105                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value       798232                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 969210149492                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      2999210                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 1030786851298                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 682942.100000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 687490.799614                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        37903                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value      1662898                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 828726056749                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      6829421                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1171267113830                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           39                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 458419.631579                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 584438.278209                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        35599                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value      1758696                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           19                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 959729056839                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      8709973                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1040262233188                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           23                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 415722.181818                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 782657.279816                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        35730                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value      2211957                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1067820002848                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      4572944                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 932175424208                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           25                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 320139.166667                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 315339.201669                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        36882                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       957918                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 977283770168                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      3841670                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1022712388162                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2561                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1280                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 278626.228906                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 164514.783677                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows            1      0.08%      0.08% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1279     99.92%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          426                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value      1019314                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1280                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1070173725856                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    356641573                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 929469632571                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           21                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 140136.600000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 252158.992764                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        35458                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       852258                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 1053705357008                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      1401366                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 946293241626                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           29                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 444224.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 774183.967177                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        33760                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value      2283338                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 908376494670                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      6219148                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 1091617286182                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           27                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 298309.153846                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 632082.218135                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        35385                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value      2364052                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 1049581108477                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      3878019                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 950415013504                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           23                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 107016.818182                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 101300.259349                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        35737                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       389624                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 993399848101                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      1177185                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1006598974714                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions           27                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 281480.307692                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 612871.224225                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        35112                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value      2296383                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 836356959668                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED      3659244                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1163639381088                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus17.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           23                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 605042.454545                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 688880.089575                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        35979                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value      1649365                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 1031052903149                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      6655467                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 968940441384                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    146764.117647                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   193653.452087                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5837                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       692062                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   929136820304                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2494990                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    330580228                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst    141085216                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       471665444                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    330580228                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst    141085216                       # number of overall hits
system.cpu8.icache.overall_hits::total      471665444                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          185                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          185                       # number of overall misses
system.cpu8.icache.overall_misses::total          185                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst    330580413                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst    141085216                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    471665629                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    330580413                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst    141085216                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    471665629                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    330580228                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst    141085216                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      471665444                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    330580413                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst    141085216                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    471665629                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          165.355790                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          471665629                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         2549543.940541                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   165.355790                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.264993                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.264993                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      18394959716                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     18394959716                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    152800409                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data     65756667                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       218557076                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    152800409                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data     65756667                       # number of overall hits
system.cpu8.dcache.overall_hits::total      218557076                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      9014779                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data      3912439                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      12927218                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      9014779                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data      3912439                       # number of overall misses
system.cpu8.dcache.overall_misses::total     12927218                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 330497847982                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 330497847982                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 330497847982                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 330497847982                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    161815188                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data     69669106                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    231484294                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    161815188                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data     69669106                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    231484294                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.055710                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.056157                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.055845                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.055710                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.056157                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.055845                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 84473.610447                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 25566.045841                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 84473.610447                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 25566.045841                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      2952591                       # number of writebacks
system.cpu8.dcache.writebacks::total          2952591                       # number of writebacks
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      3912439                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      3912439                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      3912439                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      3912439                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 313086980283                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 313086980283                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 313086980283                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 313086980283                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.056157                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.016902                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.056157                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.016902                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 80023.479033                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 80023.479033                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 80023.479033                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 80023.479033                       # average overall mshr miss latency
system.cpu8.dcache.replacements              12833846                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     86631053                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     37425390                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      124056443                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7407778                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data      3208656                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     10616434                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 289758166390                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 289758166390                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     94038831                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     40634046                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    134672877                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.078774                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.078965                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.078831                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 90305.151562                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 27293.361065                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      3208656                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      3208656                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 275543202180                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 275543202180                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.078965                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.023826                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 85874.958917                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 85874.958917                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66169356                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     28331277                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total      94500633                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1607001                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data       703783                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      2310784                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data  40739681592                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total  40739681592                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     67776357                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     29035060                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total     96811417                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.023710                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.024239                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.023869                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 57886.708818                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 17630.242200                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data       703783                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total       703783                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data  37543778103                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total  37543778103                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.024239                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.007270                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 53345.673458                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 53345.673458                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       532753                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       146288                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       679041                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         3939                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data         1805                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         5744                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data     72100820                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total     72100820                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       536692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       148093                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       684785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007339                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.012188                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.008388                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 39945.052632                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 12552.371170                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data         1805                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total         1805                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data     63824266                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total     63824266                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.012188                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.002636                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 35359.704155                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35359.704155                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       521697                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       141372                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       663069                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        14546                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data         6506                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        21052                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    143580112                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    143580112                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       536243                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       147878                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       684121                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027126                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.043996                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.030772                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 22068.876729                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  6820.259928                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data         6506                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total         6506                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    112965314                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    112965314                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.043996                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.009510                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17363.251460                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17363.251460                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data       528656                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total       528656                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data       466980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total       466980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.863719                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          232853213                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         12907885                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            18.039610                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    22.829113                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    34.034607                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.356705                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.531791                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.888496                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        245761085                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       245761085                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    137944.111111                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   168396.403420                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5121                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       520771                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   929136832300                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2482994                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    330584147                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst    140820416                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       471404563                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    330584147                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst    140820416                       # number of overall hits
system.cpu9.icache.overall_hits::total      471404563                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          211                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          211                       # number of overall misses
system.cpu9.icache.overall_misses::total          211                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst    330584358                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst    140820416                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    471404774                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    330584358                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst    140820416                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    471404774                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    330584147                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst    140820416                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      471404563                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    330584358                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst    140820416                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    471404774                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          188.660760                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          471404774                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              211                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         2234145.848341                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955121808                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   188.660760                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.302341                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.302341                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.338141                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      18384786397                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     18384786397                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    152786767                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data     65639506                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       218426273                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    152786767                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data     65639506                       # number of overall hits
system.cpu9.dcache.overall_hits::total      218426273                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      9023048                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data      3916961                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      12940009                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      9023048                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data      3916961                       # number of overall misses
system.cpu9.dcache.overall_misses::total     12940009                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 331888954452                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 331888954452                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 331888954452                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 331888954452                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    161809815                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data     69556467                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    231366282                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    161809815                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data     69556467                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    231366282                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.055763                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.056313                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.055929                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.055763                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.056313                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.055929                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 84731.237930                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 25648.278487                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 84731.237930                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 25648.278487                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      2947789                       # number of writebacks
system.cpu9.dcache.writebacks::total          2947789                       # number of writebacks
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      3916961                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      3916961                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      3916961                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      3916961                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 314454374271                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 314454374271                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 314454374271                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 314454374271                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.056313                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.016930                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.056313                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.016930                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 80280.190247                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 80280.190247                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 80280.190247                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 80280.190247                       # average overall mshr miss latency
system.cpu9.dcache.replacements              12846067                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     86619171                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     37354607                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      123973778                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7416468                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data      3215481                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     10631949                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 290656735138                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 290656735138                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     94035639                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     40570088                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    134605727                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.078869                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.079257                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.078986                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 90392.925705                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 27338.048286                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      3215481                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      3215481                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 276412061862                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 276412061862                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.079257                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.023888                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 85962.896954                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 85962.896954                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66167596                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     28284899                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total      94452495                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1606580                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data       701480                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      2308060                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data  41232219314                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total  41232219314                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     67774176                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     28986379                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total     96760555                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.023705                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.024200                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.023853                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 58778.895070                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 17864.448634                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data       701480                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total       701480                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data  38042312409                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total  38042312409                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.024200                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.007250                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 54231.499699                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 54231.499699                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       533103                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       144360                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       677463                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4081                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data         1786                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         5867                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data     66232024                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total     66232024                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       537184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       146146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       683330                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007597                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.012221                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.008586                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data        37084                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 11288.908130                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data         1786                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total         1786                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data     58075324                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total     58075324                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.012221                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 32516.978723                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32516.978723                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       521971                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       139487                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       661458                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14726                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data         6452                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        21178                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    142383492                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    142383492                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       536697                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       145939                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       682636                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027438                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.044210                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.031024                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 22068.117173                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  6723.179337                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data         6452                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total         6452                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    112022151                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    112022151                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.044210                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.009452                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17362.391662                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17362.391662                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data       432212                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total       432212                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data       381988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total       381988                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           56.902711                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          232732259                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         12920588                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            18.012513                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955134310                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    22.860625                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    34.042086                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.357197                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.531908                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.889105                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        245652836                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       245652836                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    120494.066667                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   173117.787203                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         7024                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       603668                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   929137507883                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      1807411                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    330575815                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst    140962144                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       471537959                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    330575815                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst    140962144                       # number of overall hits
system.cpu6.icache.overall_hits::total      471537959                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          186                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          186                       # number of overall misses
system.cpu6.icache.overall_misses::total          186                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst    330576001                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst    140962144                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    471538145                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    330576001                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst    140962144                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    471538145                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    330575815                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst    140962144                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      471537959                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          186                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    330576001                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst    140962144                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    471538145                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          166.251709                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          471538145                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              186                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         2535151.317204                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949236938                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   166.251709                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.266429                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.266429                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.298077                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      18389987841                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     18389987841                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    152812119                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data     65733149                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       218545268                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    152812119                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data     65733149                       # number of overall hits
system.cpu6.dcache.overall_hits::total      218545268                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      9010776                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data      3911496                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      12922272                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      9010776                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data      3911496                       # number of overall misses
system.cpu6.dcache.overall_misses::total     12922272                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 331062297208                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 331062297208                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 331062297208                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 331062297208                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    161822895                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data     69644645                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    231467540                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    161822895                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data     69644645                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    231467540                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.055683                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.056164                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.055828                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.055683                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.056164                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.055828                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 84638.280905                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 25619.511585                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 84638.280905                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 25619.511585                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      2942458                       # number of writebacks
system.cpu6.dcache.writebacks::total          2942458                       # number of writebacks
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      3911496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      3911496                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      3911496                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      3911496                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 313655117553                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 313655117553                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 313655117553                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 313655117553                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.056164                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016899                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.056164                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.016899                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 80188.019508                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 80188.019508                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 80188.019508                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 80188.019508                       # average overall mshr miss latency
system.cpu6.dcache.replacements              12830436                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     86636717                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     37412605                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      124049322                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7405207                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data      3208965                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     10614172                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 289742780000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 289742780000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     94041924                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     40621570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    134663494                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.078744                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.078997                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.078820                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 90291.661018                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 27297.727981                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      3208965                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      3208965                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 275529374322                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 275529374322                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078997                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.023830                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 85862.380650                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 85862.380650                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66175402                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     28320544                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      94495946                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1605569                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data       702531                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      2308100                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data  41319517208                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total  41319517208                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     67780971                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     29023075                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     96804046                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.023688                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.024206                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.023843                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 58815.222685                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 17901.961444                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data       702531                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total       702531                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data  38125743231                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total  38125743231                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.024206                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.007257                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 54269.125819                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 54269.125819                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       531280                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       142944                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       674224                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         3987                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data         1794                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         5781                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data     69455754                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     69455754                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       535267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       144738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       680005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007449                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.012395                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.008501                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 38715.581940                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12014.487805                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data         1794                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total         1794                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data     61238560                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total     61238560                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.012395                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.002638                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 34135.206243                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34135.206243                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       520493                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       138135                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       658628                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14279                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data         6400                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        20679                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    141052922                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    141052922                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       534772                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       144535                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       679307                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.026701                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.044280                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.030441                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 22039.519062                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  6821.070748                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data         6400                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         6400                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    110963522                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    110963522                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.044280                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.009421                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17338.050312                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17338.050312                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data       626886                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total       626886                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data       562680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total       562680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.864717                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          232826869                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         12903581                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            18.043586                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949249440                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    22.827834                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    34.036882                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.356685                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.531826                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.888511                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        245730433                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       245730433                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    174948.230769                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   201231.786629                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4885                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       635967                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   929137040967                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      2274327                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    330604080                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst    141076698                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       471680778                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    330604080                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst    141076698                       # number of overall hits
system.cpu7.icache.overall_hits::total      471680778                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          185                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          185                       # number of overall misses
system.cpu7.icache.overall_misses::total          185                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst    330604265                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst    141076698                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    471680963                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    330604265                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst    141076698                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    471680963                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    330604080                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst    141076698                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      471680778                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    330604265                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst    141076698                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    471680963                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          165.346914                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          471680963                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              185                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         2549626.827027                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951197966                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   165.346914                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.264979                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.264979                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.296474                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      18395557742                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     18395557742                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    152776067                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data     65711546                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       218487613                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    152776067                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data     65711546                       # number of overall hits
system.cpu7.dcache.overall_hits::total      218487613                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      8992250                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data      3912353                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      12904603                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      8992250                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data      3912353                       # number of overall misses
system.cpu7.dcache.overall_misses::total     12904603                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 330655582144                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 330655582144                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 330655582144                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 330655582144                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    161768317                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data     69623899                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    231392216                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    161768317                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data     69623899                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    231392216                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.055587                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.056193                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.055769                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.055587                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.056193                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.055769                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 84515.784272                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 25623.072802                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 84515.784272                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 25623.072802                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      2941139                       # number of writebacks
system.cpu7.dcache.writebacks::total          2941139                       # number of writebacks
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      3912353                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      3912353                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      3912353                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      3912353                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 313245894429                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 313245894429                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 313245894429                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 313245894429                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.056193                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.016908                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.056193                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.016908                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 80065.856642                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 80065.856642                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 80065.856642                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 80065.856642                       # average overall mshr miss latency
system.cpu7.dcache.replacements              12808711                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     86612576                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     37388678                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      124001254                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7390052                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data      3209782                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     10599834                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 289812403638                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 289812403638                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     94002628                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     40598460                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    134601088                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.078615                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.079062                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.078750                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 90290.369763                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 27341.220970                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      3209782                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      3209782                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 275593978868                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 275593978868                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.079062                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.023847                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 85860.653112                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 85860.653112                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66163491                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     28322868                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      94486359                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1602198                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data       702571                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      2304769                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data  40843178506                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total  40843178506                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     67765689                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     29025439                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     96791128                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.023643                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.024205                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.023812                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 58133.880428                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 17721.159260                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data       702571                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total       702571                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data  37651915561                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total  37651915561                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.024205                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.007259                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 53591.616450                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 53591.616450                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       538539                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       151048                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       689587                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4042                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data         1830                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         5872                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data     69977266                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     69977266                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       542581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       152878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       695459                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007450                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.011970                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.008443                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 38238.943169                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 11917.109332                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data         1830                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total         1830                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data     61585226                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total     61585226                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.011970                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.002631                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 33653.128962                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33653.128962                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       527194                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       145859                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       673053                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        14894                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data         6793                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        21687                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    149807894                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    149807894                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       542088                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       152652                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       694740                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.027475                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.044500                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.031216                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 22053.274547                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  6907.727855                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data         6793                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         6793                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    117847621                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    117847621                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.044500                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.009778                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17348.391138                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17348.391138                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data       701898                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       701898                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data       628512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       628512                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.875651                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          232782433                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         12884672                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            18.066617                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951210468                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    22.837232                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    34.038420                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.356832                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.531850                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.888682                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        245667087                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       245667087                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    159105.650000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   172210.683296                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        12997                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       595045                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   929136133181                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      3182113                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    330611205                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst    140987915                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       471599120                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    330611205                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst    140987915                       # number of overall hits
system.cpu4.icache.overall_hits::total      471599120                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          214                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          214                       # number of overall misses
system.cpu4.icache.overall_misses::total          214                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst    330611419                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst    140987915                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    471599334                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    330611419                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst    140987915                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    471599334                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    330611205                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst    140987915                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      471599120                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    330611419                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst    140987915                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    471599334                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          191.352732                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          471599334                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         2203735.205607                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945155928                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   191.352732                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.306655                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.306655                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      18392374240                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     18392374240                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    152751409                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data     65665474                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       218416883                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    152751409                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data     65665474                       # number of overall hits
system.cpu4.dcache.overall_hits::total      218416883                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      9002925                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data      3921704                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      12924629                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      9002925                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data      3921704                       # number of overall misses
system.cpu4.dcache.overall_misses::total     12924629                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 331138791588                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 331138791588                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 331138791588                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 331138791588                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    161754334                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data     69587178                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    231341512                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    161754334                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data     69587178                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    231341512                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.055658                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.056357                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.055868                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.055658                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.056357                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.055868                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 84437.477073                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 25620.757980                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 84437.477073                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 25620.757980                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      2941022                       # number of writebacks
system.cpu4.dcache.writebacks::total          2941022                       # number of writebacks
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      3921704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      3921704                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      3921704                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      3921704                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 313681548725                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 313681548725                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 313681548725                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 313681548725                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.056357                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.016952                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.056357                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.016952                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 79986.033807                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 79986.033807                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 79986.033807                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 79986.033807                       # average overall mshr miss latency
system.cpu4.dcache.replacements              12829530                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     86594671                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     37360053                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      123954724                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7401925                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data      3217979                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     10619904                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 290534104806                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 290534104806                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     93996596                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     40578032                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    134574628                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.078747                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.079303                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.078915                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 90284.649094                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 27357.507639                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      3217979                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      3217979                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 276275947190                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 276275947190                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.079303                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.023912                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 85853.868900                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 85853.868900                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66156738                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     28305421                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      94462159                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1601000                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data       703725                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      2304725                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data  40604686782                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  40604686782                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     67757738                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     29009146                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     96766884                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.023628                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.024259                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.023817                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 57699.650832                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 17618.018107                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data       703725                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       703725                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data  37405601535                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  37405601535                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.024259                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.007272                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 53153.719898                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 53153.719898                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       539323                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       150035                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       689358                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4025                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data         1825                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         5850                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data     68362722                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total     68362722                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       543348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       151860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       695208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007408                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.012018                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.008415                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 37459.025753                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 11685.935385                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data         1825                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total         1825                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data     60011294                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total     60011294                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.012018                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.002625                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 32882.900822                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32882.900822                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       528072                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       144943                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       673015                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14788                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data         6689                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        21477                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    147264630                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    147264630                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       542860                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       151632                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       694492                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027241                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.044113                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.030925                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 22015.941097                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6856.852912                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data         6689                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total         6689                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    115759877                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    115759877                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.044113                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.009632                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17306.006428                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17306.006428                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data       891214                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       891214                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data       789060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       789060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           56.928536                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          232731236                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         12905038                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            18.034138                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945168430                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    22.895640                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    34.032896                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.357744                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.531764                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.889508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        245636250                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       245636250                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    134784.631579                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   194598.323855                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4218                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       572439                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   929136754386                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      2560908                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    330580235                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst    141049368                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       471629603                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    330580235                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst    141049368                       # number of overall hits
system.cpu5.icache.overall_hits::total      471629603                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          212                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           212                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          212                       # number of overall misses
system.cpu5.icache.overall_misses::total          212                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst    330580447                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst    141049368                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    471629815                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    330580447                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst    141049368                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    471629815                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    330580235                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst    141049368                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      471629603                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          212                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    330580447                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst    141049368                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    471629815                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          189.562692                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          471629815                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              212                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         2224668.938679                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947115170                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   189.562692                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.303786                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.303786                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.339744                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      18393562997                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     18393562997                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    152801468                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data     65752919                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       218554387                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    152801468                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data     65752919                       # number of overall hits
system.cpu5.dcache.overall_hits::total      218554387                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      9024185                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data      3913697                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      12937882                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      9024185                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data      3913697                       # number of overall misses
system.cpu5.dcache.overall_misses::total     12937882                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 330665033656                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 330665033656                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 330665033656                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 330665033656                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    161825653                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data     69666616                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    231492269                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    161825653                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data     69666616                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    231492269                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.055765                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.056178                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.055889                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.055765                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.056178                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.055889                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 84489.175748                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 25557.895307                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 84489.175748                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 25557.895307                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      2945545                       # number of writebacks
system.cpu5.dcache.writebacks::total          2945545                       # number of writebacks
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      3913697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      3913697                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      3913697                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      3913697                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 313249981472                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 313249981472                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 313249981472                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 313249981472                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.056178                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016906                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.056178                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.016906                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 80039.405573                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 80039.405573                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 80039.405573                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 80039.405573                       # average overall mshr miss latency
system.cpu5.dcache.replacements              12844820                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     86632805                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     37425159                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      124057964                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7417866                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data      3211614                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     10629480                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 289900771346                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 289900771346                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     94050671                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     40636773                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    134687444                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.078871                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.079032                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.078920                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 90266.380501                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 27273.278782                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      3211614                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      3211614                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 275676121130                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 275676121130                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.079032                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.023845                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 85837.252276                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 85837.252276                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66168663                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     28327760                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      94496423                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1606319                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data       702083                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      2308402                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data  40764262310                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total  40764262310                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     67774982                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     29029843                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     96804825                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.023701                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.024185                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.023846                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 58061.884863                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 17659.082911                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data       702083                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total       702083                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data  37573860342                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total  37573860342                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.024185                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.007253                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 53517.689991                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 53517.689991                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       529800                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       144410                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       674210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         4038                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data         1796                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         5834                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data     61606284                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     61606284                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       533838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       146206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       680044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007564                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.012284                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.008579                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 34301.939866                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 10559.870415                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data         1796                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total         1796                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data     53371102                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total     53371102                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.012284                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.002641                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 29716.649220                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29716.649220                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       518939                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       139425                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       658364                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14436                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data         6572                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        21008                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    144971406                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    144971406                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       533375                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       145997                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       679372                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.027065                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.045015                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.030923                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 22058.947961                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6900.771420                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data         6572                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         6572                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    114117570                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    114117570                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.045015                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.009674                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17364.207243                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17364.207243                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data       603668                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       603668                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data       535300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       535300                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           56.946781                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          232851700                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         12918720                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            18.024363                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947127672                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    22.910475                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    34.036306                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.357976                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.531817                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.889793                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        245770405                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       245770405                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    247222.055556                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   270369.342941                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5974                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       733631                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   929134865297                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4449997                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    330584217                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst    141112476                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       471696693                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    330584217                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst    141112476                       # number of overall hits
system.cpu2.icache.overall_hits::total      471696693                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          214                       # number of overall misses
system.cpu2.icache.overall_misses::total          214                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst    330584431                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst    141112476                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    471696907                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    330584431                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst    141112476                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    471696907                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    330584217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst    141112476                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      471696693                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    330584431                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst    141112476                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    471696907                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          191.342874                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          471696907                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         2204191.154206                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206941005264                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   191.342874                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.306639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.306639                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      18396179587                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     18396179587                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    152814619                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data     65775152                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       218589771                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    152814619                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data     65775152                       # number of overall hits
system.cpu2.dcache.overall_hits::total      218589771                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      9016806                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data      3920711                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      12937517                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      9016806                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data      3920711                       # number of overall misses
system.cpu2.dcache.overall_misses::total     12937517                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 330345879028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 330345879028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 330345879028                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 330345879028                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    161831425                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data     69695863                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    231527288                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    161831425                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data     69695863                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    231527288                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.055717                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.056255                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.055879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.055717                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.056255                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.055879                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 84256.625655                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25533.947436                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 84256.625655                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25533.947436                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2965545                       # number of writebacks
system.cpu2.dcache.writebacks::total          2965545                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      3920711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3920711                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      3920711                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3920711                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 312894893339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 312894893339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 312894893339                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 312894893339                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.056255                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016934                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.056255                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016934                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 79805.650898                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79805.650898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 79805.650898                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79805.650898                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12844233                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     86658976                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     37433993                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      124092969                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      7403612                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data      3215677                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10619289                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 290147557254                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 290147557254                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     94062588                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     40649670                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    134712258                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.078709                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.079107                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078829                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 90229.073770                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27322.691496                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      3215677                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3215677                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 275901463666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 275901463666                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.079107                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023871                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 85798.873353                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85798.873353                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66155643                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     28341159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      94496802                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1613194                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data       705034                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2318228                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data  40198321774                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  40198321774                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     67768837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     29046193                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     96815030                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.023804                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.024273                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023945                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 57016.146418                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 17340.107088                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data       705034                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       705034                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data  36993429673                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  36993429673                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.024273                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.007282                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 52470.419402                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52470.419402                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       529052                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       145171                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       674223                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         3938                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data         1840                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5778                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data     64651414                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     64651414                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       532990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       147011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       680001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007389                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.012516                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.008497                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 35136.638043                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11189.237452                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data         1840                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1840                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data     56214870                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     56214870                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.012516                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002706                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 30551.559783                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30551.559783                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       518206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       140176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       658382                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14363                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data         6639                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        21002                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    146164454                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    146164454                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       532569                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       146815                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       679384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.026969                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.045220                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030913                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 22016.034644                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6959.549281                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data         6639                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         6639                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    114943812                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    114943812                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.045220                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009772                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17313.422503                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17313.422503                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data       819774                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       819774                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data       724154                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       724154                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           56.963688                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          232886693                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12918420                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            18.027490                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941017766                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    22.923937                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    34.039750                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.358187                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.531871                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890058                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        245805093                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       245805093                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    295773.333333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   247114.565589                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5240                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       778820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   929134878694                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      4436600                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    330590699                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst    141010652                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       471601351                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    330590699                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst    141010652                       # number of overall hits
system.cpu3.icache.overall_hits::total      471601351                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          214                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          214                       # number of overall misses
system.cpu3.icache.overall_misses::total          214                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst    330590913                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst    141010652                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    471601565                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    330590913                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst    141010652                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    471601565                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    330590699                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst    141010652                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      471601351                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    330590913                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst    141010652                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    471601565                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          191.357708                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          471601565                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              214                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         2203745.630841                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943035946                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   191.357708                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.306663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.306663                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.342949                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      18392461249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     18392461249                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    152814823                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data     65741980                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       218556803                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    152814823                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data     65741980                       # number of overall hits
system.cpu3.dcache.overall_hits::total      218556803                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      8997080                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data      3911618                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      12908698                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      8997080                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data      3911618                       # number of overall misses
system.cpu3.dcache.overall_misses::total     12908698                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 330846035826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 330846035826                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 330846035826                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 330846035826                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    161811903                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data     69653598                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    231465501                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    161811903                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data     69653598                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    231465501                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.055602                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.056158                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055769                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.055602                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.056158                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055769                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 84580.354172                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25629.698350                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 84580.354172                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25629.698350                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2939302                       # number of writebacks
system.cpu3.dcache.writebacks::total          2939302                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      3911618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3911618                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      3911618                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3911618                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 313439315939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 313439315939                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 313439315939                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 313439315939                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.056158                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.016899                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.056158                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.016899                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 80130.349114                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 80130.349114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 80130.349114                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 80130.349114                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12815352                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     86651889                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     37417830                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      124069719                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7392845                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data      3210065                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10602910                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 290084282846                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 290084282846                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     94044734                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     40627895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    134672629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.078610                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.079011                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.078731                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 90367.105603                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 27358.930977                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      3210065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3210065                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 275866046698                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 275866046698                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.079011                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023836                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 85937.838236                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85937.838236                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66162934                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     28324150                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      94487084                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1604235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data       701553                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2305788                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data  40761752980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  40761752980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     67767169                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     29025703                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     96792872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.023673                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.024170                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.023822                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 58102.171867                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 17678.014189                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data       701553                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       701553                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data  37573269241                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  37573269241                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.024170                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.007248                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 53557.278268                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 53557.278268                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       532085                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       144376                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       676461                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4001                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data         1803                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5804                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data     64563900                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     64563900                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       536086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       146179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       682265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007463                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.012334                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.008507                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 35809.151414                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11124.035148                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data         1803                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1803                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data     56293986                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     56293986                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.012334                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002643                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 31222.399334                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31222.399334                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       521107                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       139389                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       660496                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14488                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data         6572                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        21060                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    144924970                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    144924970                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       535595                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       145961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       681556                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.027050                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.045026                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.030900                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 22051.882228                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6881.527540                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data         6572                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         6572                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    114061157                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    114061157                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.045026                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.009643                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17355.623402                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17355.623402                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data       557232                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       557232                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data       493334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       493334                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           56.949625                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          232829338                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12889462                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            18.063542                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943048448                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    22.908711                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    34.040914                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.357949                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.531889                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.889838                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        245718784                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       245718784                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3136                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1567                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    68800.685386                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33628.413617                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1567    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       439703                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1567                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   929031504620                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    107810674                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   1982628088                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    874141857                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2856769945                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   1982628088                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    874141857                       # number of overall hits
system.cpu0.icache.overall_hits::total     2856769945                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1015                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1015                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1015                       # number of overall misses
system.cpu0.icache.overall_misses::total         1015                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst   1982629103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    874141857                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2856770960                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   1982629103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    874141857                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2856770960                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          391                       # number of writebacks
system.cpu0.icache.writebacks::total              391                       # number of writebacks
system.cpu0.icache.replacements                   391                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   1982628088                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    874141857                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2856769945                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1015                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   1982629103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    874141857                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2856770960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.757264                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2856770960                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1015                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2814552.669951                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   623.757264                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.999611                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999611                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses     111414068455                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses    111414068455                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    675654494                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    296892676                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       972547170                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    675654494                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    296892676                       # number of overall hits
system.cpu0.dcache.overall_hits::total      972547170                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7930670                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data      1725711                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9656381                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7930670                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data      1725711                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9656381                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data  69222316086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69222316086                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data  69222316086                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69222316086                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    683585164                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    298618387                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    982203551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    683585164                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    298618387                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    982203551                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011602                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.005779                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011602                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.005779                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009831                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 40112.345628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7168.556842                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 40112.345628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7168.556842                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3267951                       # number of writebacks
system.cpu0.dcache.writebacks::total          3267951                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      1725711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1725711                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      1725711                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1725711                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data  67783073112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  67783073112                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data  67783073112                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  67783073112                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005779                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001757                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005779                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001757                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 39278.345628                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39278.345628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 39278.345628                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39278.345628                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8683944                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    396338759                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    178594977                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      574933736                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6008351                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      1252569                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7260920                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data  31274800257                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  31274800257                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    402347110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    179847546                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    582194656                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014933                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.006965                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012472                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 24968.524893                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4307.277901                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      1252569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1252569                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data  30230157711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30230157711                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 24134.524893                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24134.524893                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    279315735                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    118297699                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     397613434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1922319                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data       473142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2395461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data  37947515829                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  37947515829                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    281238054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    118770841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    400008895                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006835                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.003984                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005989                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 80203.228268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15841.425024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data       473142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       473142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data  37552915401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37552915401                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 79369.228268                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79369.228268                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25391600                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     13219363                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     38610963                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5533                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data         3446                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8979                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data    116628645                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    116628645                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25397133                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     13222809                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     38619942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.000261                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000232                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 33844.644515                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12989.046108                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data         3446                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3446                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    113754681                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    113754681                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000261                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 33010.644515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33010.644515                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25244323                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     13148209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     38392532                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       150458                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data        73048                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       223506                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   2531233368                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   2531233368                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25394781                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     13221257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     38616038                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.005925                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005525                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005788                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 34651.645055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 11325.124909                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data        73048                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        73048                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   2470649106                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   2470649106                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005525                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001892                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 33822.269001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33822.269001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data     18018987                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     18018987                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data     17681217                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     17681217                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.631638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1059439962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9207718                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           115.059992                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   137.211750                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   118.419889                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.535983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.462578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998561                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      33911272710                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     33911272710                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    239662.294118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   251242.723034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       827238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   929135241035                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      4074259                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860684706                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    330578803                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst    140882511                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       471461314                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    330578803                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst    140882511                       # number of overall hits
system.cpu1.icache.overall_hits::total      471461314                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           213                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          213                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst    330579016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst    140882511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    471461527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    330579016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst    140882511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    471461527                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    330578803                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst    140882511                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      471461314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    330579016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst    140882511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    471461527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          190.459562                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          471461527                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              213                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2213434.399061                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938944220                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   190.459562                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.305224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.305224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.341346                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      18386999766                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     18386999766                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    152846279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data     65631781                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       218478060                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    152846279                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data     65631781                       # number of overall hits
system.cpu1.dcache.overall_hits::total      218478060                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      9000481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data      3913867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      12914348                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      9000481                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data      3913867                       # number of overall misses
system.cpu1.dcache.overall_misses::total     12914348                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 331649207170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331649207170                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 331649207170                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331649207170                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    161846760                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data     69545648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    231392408                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    161846760                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data     69545648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    231392408                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.055611                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.056278                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.055811                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.055611                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.056278                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.055811                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 84736.964023                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25680.677582                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 84736.964023                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25680.677582                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2938909                       # number of writebacks
system.cpu1.dcache.writebacks::total          2938909                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      3913867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3913867                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      3913867                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3913867                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 314232191996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 314232191996                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 314232191996                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 314232191996                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.056278                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.016914                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.056278                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.016914                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 80286.885578                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80286.885578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 80286.885578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80286.885578                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12820052                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     86667984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     37350213                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      124018197                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      7397681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data      3211536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10609217                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 290201448018                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 290201448018                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     94065665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     40561749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    134627414                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.078644                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.079176                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.078804                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 90362.196786                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27353.710271                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      3211536                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      3211536                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 275974094406                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 275974094406                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.079176                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023855                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 85932.119212                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85932.119212                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66178295                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     28281568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      94459863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1602800                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data       702331                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2305131                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data  41447759152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  41447759152                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     67781095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     28983899                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     96764994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.023647                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.024232                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.023822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 59014.565998                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17980.652359                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data       702331                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       702331                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data  38258097590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38258097590                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.024232                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.007258                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 54473.029939                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54473.029939                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       528670                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       148109                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       676779                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         4053                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data         1848                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5901                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data     74529780                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     74529780                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       532723                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       149957                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       682680                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007608                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.012324                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.008644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 40329.967532                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12630.025419                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data         1848                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1848                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data     66043328                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     66043328                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.012324                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002707                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 35737.731602                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35737.731602                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       517641                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       142952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       660593                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14582                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data         6762                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        21344                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    149095280                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    149095280                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       532223                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       149714                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       681937                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027398                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.045166                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 22048.991423                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6985.348576                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data         6762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6762                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    117288463                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    117288463                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.045166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.009916                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17345.232623                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17345.232623                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data       637602                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       637602                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data       568036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       568036                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           56.962251                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          232757041                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12894882                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.050343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938956722                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    22.923820                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    34.038430                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.358185                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.531850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890035                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        245651907                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       245651907                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           19                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean       226607                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 448505.287733                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        35393                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value      1413304                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 903934613099                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      2039463                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1096063347438                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           19                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean       428813                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 485319.488031                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        37219                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value      1437880                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 698659690517                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      3859317                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1301336450166                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4350694                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1495476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3379986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          255059                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        149383                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         386590                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          226                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           370294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          370004                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8008145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      5672008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side      7934595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13606603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    311219840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side    426708608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              737928448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5823160                       # Total snoops (count)
system.tol2bus.snoopTraffic                 122311424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9608168                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.358953                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8148407     84.81%     84.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1459759     15.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9608168                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5282426896                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        5514608837                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3379044505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       1252078232                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.1                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           13                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean        72891                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 35022.055565                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        37194                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       110891                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 1016821438248                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED       437346                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 983178124406                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.data     28489216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    271747328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    243228032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    242689536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    242980352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    270433024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    270515072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    270073088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    243833600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    243939584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    244923648                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    272125056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    270778112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    270973696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    243446272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    243782656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    244682112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus17.data     26260736                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        4144901120                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    914628736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      914628736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data       222572                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      2123026                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      1900219                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      1896012                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      1898284                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      2112758                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      2113399                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      2109946                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      1904950                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      1905778                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      1913466                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      2125977                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      2115454                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      2116982                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      1901924                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      1904552                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      1911579                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus17.data       205162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           32382040                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      7145537                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           7145537                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.data     26604036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    253765342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    227133217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    226630354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    226901926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    252538008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    252614627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    252201889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    227698713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    227797684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    228716631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    254118075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    252860261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    253042903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    227337015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    227651140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    228491078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus17.data     24523018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           3870625917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     854106187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           854106187                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     854106187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data     26604036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    253765342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    227133217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    226630354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    226901926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    252538008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    252614627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    252201889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    227698713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    227797684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    228716631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    254118075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    252860261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    253042903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    227337015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    227651140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    228491078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus17.data     24523018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          4724732104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  10041801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples    436700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   3481487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   3433478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   3446161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   3444084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   3475850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   3482210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   3476390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   3446862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   3447683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   3442216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   3481341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   3501937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   3484766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   3461338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   3457121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   3456504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus17.data::samples    410318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000046587198                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       613215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       613215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           82219938                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           9464396                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   32382040                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   7145537                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 64764080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                14291074                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ               8497634                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              4249273                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          6762644                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          2343490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          1120286                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           949649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          5245347                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          2542376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          4794744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          2215953                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          6045732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          5843259                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         2187210                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11         1038779                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         9270395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13         3407375                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         1193112                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1306095                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1043075                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           698211                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           676120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           527047                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           772387                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           506573                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           339859                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           670241                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           494861                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           756957                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          507189                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          796248                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          289992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          664705                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          489046                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          809260                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      4.83                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     27.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                2054366687880                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              281332230000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           3109362550380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    36511.40                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               55261.40                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                37229968                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                6424539                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               63.98                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             64764080                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            14291074                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                7789700                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                8979537                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                9527715                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                9621789                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                6243075                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                5696053                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                2894682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                2453790                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                1095230                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                 889095                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                382694                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                308308                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                135511                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                110531                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                 49847                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                 40898                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                 18185                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                 14657                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                  6192                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                  4761                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                  1817                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                  1365                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                   483                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                   337                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                    94                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                    66                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                    11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 54599                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 66154                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                194543                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                455028                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                519016                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                616882                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                629241                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                646909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                646070                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                647076                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                646582                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                647445                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                646868                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                644299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                640744                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                635317                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                630314                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                626482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                427834                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                 11872                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                  6170                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                  1219                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                   792                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                   174                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                   112                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                    26                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     22653698                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   187.330240                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   163.245613                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   131.640508                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       244416      1.08%      1.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     16372164     72.27%     73.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      3765049     16.62%     89.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      1211595      5.35%     95.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       499950      2.21%     97.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       239861      1.06%     98.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       126522      0.56%     99.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        71305      0.31%     99.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       122836      0.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     22653698                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       613215                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     91.756330                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    84.705804                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    36.500443                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-15           113      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-31         7108      1.16%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-47        42675      6.96%      8.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-63        90788     14.81%     22.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-79       112753     18.39%     41.33% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-95       108306     17.66%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-111        88581     14.45%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-127        64601     10.53%     83.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-143        41742      6.81%     90.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-159        25578      4.17%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-175        14778      2.41%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-191         7994      1.30%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-207         4210      0.69%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-223         2066      0.34%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-239          984      0.16%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::240-255          526      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-271          243      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::272-287           96      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-303           43      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::304-319           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-335            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::336-351            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-367            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::368-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       613215                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       613215                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.375612                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.344791                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.068431                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          530506     86.51%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           12413      2.02%     88.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           24100      3.93%     92.47% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           29700      4.84%     97.31% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            6360      1.04%     98.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            7664      1.25%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22             978      0.16%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23            1196      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             123      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25             144      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27              19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::29               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       613215                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            3601052544                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ              543848576                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              642673344                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             4144901120                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           914628736                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     3362.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      600.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  3870.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   854.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       30.96                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   26.27                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   4.69                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860587070                       # Total gap between requests
system.mem_ctrls0.avgGap                     27091.48                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data     27948800                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    222815168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    219742592                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    220554304                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    220421376                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    222454400                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    222861440                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    222488960                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    220599168                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    220651712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    220301824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    222805824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    224123968                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    223025024                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    221525632                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    221255744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    221216256                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus17.data     26260352                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    642673344                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 26099380.058642469347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 208071106.897694081068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 205201848.511535674334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 205959848.138931512833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 205835716.212250053883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 207734211.533850312233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 208114317.000241339207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 207766484.639487296343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 206001743.411249160767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 206050810.484819442034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 205724075.172750294209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 208062381.206169992685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 209293301.361168384552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 208267076.366923034191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 206866901.702361822128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 206614872.653341233730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 206577997.641900479794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus17.data 24522659.553244929761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 600146548.639464735985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data       445144                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data      4246052                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data      3800438                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data      3792024                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data      3796568                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data      4225516                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data      4226798                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data      4219892                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data      3809900                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data      3811556                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data      3826932                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data      4251954                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data      4230908                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data      4233964                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data      3803848                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data      3809104                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data      3823158                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus17.data       410324                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     14291074                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data  25213452610                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 192018901809                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 190153716755                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 190897806869                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 190603820435                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 191957539449                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 192068305747                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 191382201839                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 190055618194                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 190652933483                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 190684791945                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 191277851131                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 192497406684                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 192719820282                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 191170714661                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 190030788948                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 191293622481                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus17.data  24683257058                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 27366802578689                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data     56641.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     45222.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     50034.68                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     50341.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     50204.24                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     45428.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     45440.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     45352.39                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     49884.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     50019.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     49827.07                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     44985.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     45497.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     45517.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     50257.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     49888.58                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     50035.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus17.data     60155.53                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1914957.73                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   65.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         87797152800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         46665270630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       216284572980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       25099106760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    485903576550                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2028514080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      948310862280                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       885.559509                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1329951612                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1033772413094                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         73950336600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         39305513280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       185457851460                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       27318937860                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    485937920190                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      1999605600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      898502833470                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       839.047363                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   1310267399                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1033792097307                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.data     28375424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    202215808                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    231375616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    230656512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    231657728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    203276672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    203011072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    203408128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    229883392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    229909888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    230713344                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    202433536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    203317248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    203741056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    231761152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    230114176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    230213760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus17.data     26228864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3552293376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    966900864                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      966900864                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data       221683                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      1579811                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      1807622                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      1802004                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      1809826                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      1588099                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      1586024                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      1589126                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      1795964                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      1796171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      1802448                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      1581512                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      1588416                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      1591727                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      1810634                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      1797767                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      1798545                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus17.data       204913                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           27752292                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      7553913                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           7553913                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.data     26497774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    188834842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    216065095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    215393576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    216328540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    189825507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    189577482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    189948264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    214671614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    214696357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    215446647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    189038162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    189863398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    190259162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    216425120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    214887127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    214980121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus17.data     24493255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           3317232042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     902919379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           902919379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     902919379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data     26497774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    188834842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    216065095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    215393576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    216328540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    189825507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    189577482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    189948264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    214671614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    214696357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    215446647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    189038162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    189863398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    190259162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    216425120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    214887127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    214980121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus17.data     24493255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4220151421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  10710394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples    433673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   2829712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   2826010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   2835516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   2841836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   2813315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   2811841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   2819388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   2845055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   2854392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   2859331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   2829627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   2818182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   2823589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   2853281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   2868775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   2865686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus17.data::samples    409813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000042809984                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       645279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       645279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           70488535                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          10099541                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   27752292                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   7553913                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 55504584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                15107826                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ               9265562                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              4397432                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1911864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1767094                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          1189710                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3          4169370                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          5285534                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1681720                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          6198309                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          2646381                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          1804269                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          2692354                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         2276050                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11         1318809                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         8008502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         2284167                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         1996090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1008799                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1267773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1024346                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           384038                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           780948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           517962                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           815855                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           647766                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           387767                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           795270                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           508745                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          786131                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          515351                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          621866                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          347300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          809664                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          499582                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      4.20                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     26.83                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                1571923334789                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              231195110000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           2438904997289                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    33995.60                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               52745.60                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                30808966                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                6831174                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.63                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.78                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             55504584                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            15107826                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                8418587                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                9418606                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                8102905                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                7943366                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                4229563                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                3766351                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                1608843                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                1343655                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 524717                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                 426496                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                167589                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                136753                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                 55620                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                 45919                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                 18908                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                 15455                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                  6316                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                  5037                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                  1880                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                  1408                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   466                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   348                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                   117                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    79                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    20                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    12                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 96155                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                113525                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                269377                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                496156                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                569687                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                655121                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                668561                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                683263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                682295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                682439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                682829                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                684838                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                683898                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                678546                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                672661                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                665691                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                659915                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                656421                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                396498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                  7804                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                  3520                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                   669                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                   379                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     19309233                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   188.757265                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   161.676464                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   148.737694                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       298334      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     14163292     73.35%     74.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      3034795     15.72%     90.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       861592      4.46%     95.07% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       343130      1.78%     96.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       171721      0.89%     97.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       104609      0.54%     98.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        70697      0.37%     98.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       261063      1.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     19309233                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       645279                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     71.657234                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    65.949837                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    29.127392                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15           681      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        26265      4.07%      4.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       105343     16.33%     20.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       150660     23.35%     43.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       137869     21.37%     65.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95        99529     15.42%     80.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111        61142      9.48%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        33359      5.17%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        16801      2.60%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159         7875      1.22%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         3444      0.53%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1375      0.21%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          564      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          221      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239           92      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           42      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       645279                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       645279                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.598036                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.550943                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.322573                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          510777     79.16%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           16761      2.60%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           42429      6.58%     88.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           44593      6.91%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           12538      1.94%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21           12977      2.01%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            2229      0.35%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            2267      0.35%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             312      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25             306      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              36      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              45      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       645279                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            2959297408                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ              592995968                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              685463296                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             3552293376                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           966900864                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     2763.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      640.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  3317.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   902.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       26.59                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   21.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860570996                       # Total gap between requests
system.mem_ctrls1.avgGap                     30330.66                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data     27755072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    181101568                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    180864640                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    181473024                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    181877504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    180052160                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    179957824                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    180440832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    182083520                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    182681088                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    182997184                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    181096128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    180363648                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    180709696                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    182609984                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    183601600                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    183403904                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus17.data     26228032                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    685463296                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 25918471.372044093907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 169117767.218917578459                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 168896517.150272965431                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 169464643.339504599571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 169842358.205478101969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 168137800.342751860619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 168049706.717365026474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 168500753.251146972179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 170034741.774080723524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 170592767.676548212767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 170887947.063105642796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 169112687.193030267954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 168428676.648557722569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 168751826.060000538826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 170526368.749950647354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 171452367.821690082550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 171267753.704444497824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus17.data 24492478.222973316908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 640105016.263801693916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data       443366                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      3159622                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      3615244                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      3604008                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      3619652                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      3176198                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      3172048                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      3178252                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      3591928                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      3592342                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      3604896                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      3163024                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      3176832                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      3183454                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      3621268                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      3595534                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      3597090                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus17.data       409826                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     15107826                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data  23851604619                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 149206789738                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 148850250598                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 149284420257                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 149565896079                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 147689775041                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 148453304587                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 148214195369                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 149356326883                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 151065519390                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 150946993595                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 148622963134                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 148916770887                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 148586063534                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 150389204511                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 150964719874                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 151190987056                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus17.data  23749212137                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 27199946130984                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     53796.65                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     47222.99                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     41172.95                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     41421.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     41320.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     46498.92                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     46800.46                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     46633.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     41581.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     42052.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     41872.77                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     46987.62                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     46875.87                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     46674.48                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     41529.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     41986.73                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     42031.47                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus17.data     57949.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1800387.83                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   66.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         55657399560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         29582586660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       152717745600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       25494004980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    485417358000                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      2437921920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      835839685200                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       780.530742                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE   2474915223                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1032627449483                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         82210616880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         43695952575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       177428871480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       30414095100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    485896536480                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2034450720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      906213191715                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       846.247513                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1357029405                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1033745335301                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data       980262                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus17.data      2234790                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3215052                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data       980262                       # number of overall hits
system.l2.overall_hits::.switch_cpus17.data      2234790                       # number of overall hits
system.l2.overall_hits::total                 3215052                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.data       594381                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus17.data       410075                       # number of demand (read+write) misses
system.l2.demand_misses::total                1004456                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.data       594381                       # number of overall misses
system.l2.overall_misses::.switch_cpus17.data       410075                       # number of overall misses
system.l2.overall_misses::total               1004456                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.data  52293293176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus17.data  45303302838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97596596014                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data  52293293176                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus17.data  45303302838                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97596596014                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.data      1574643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus17.data      2644865                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4219508                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      1574643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus17.data      2644865                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4219508                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.377470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus17.data     0.155046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.377470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus17.data     0.155046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.data 87979.415856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus17.data 110475.651620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97163.634857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 87979.415856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus17.data 110475.651620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97163.634857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              452952                       # number of writebacks
system.l2.writebacks::total                    452952                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus00.data       594381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus17.data       410075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1004456                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data       594381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus17.data       410075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1004456                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.data  47213487782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus17.data  41799966285                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  89013454067                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data  47213487782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus17.data  41799966285                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  89013454067                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.377470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus17.data     0.155046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.377470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus17.data     0.155046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 79433.036692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus17.data 101932.491093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88618.569720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 79433.036692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus17.data 101932.491093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88618.569720                       # average overall mshr miss latency
system.l2.replacements                         825061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1042524                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1042524                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1042524                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1042524                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            57                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus00.data       154514                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             154514                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data   4853386428                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   4853386428                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       154514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           154514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 31410.658115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 31410.658115                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       154514                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        154514                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   3532637356                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3532637356                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 22862.894987                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22862.894987                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data        73017                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            73017                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   2379615208                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   2379615208                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data        73017                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          73017                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 32589.879179                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 32589.879179                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data        73017                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        73017                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   1758550575                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1758550575                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24084.125272                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24084.125272                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data           31                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total           31                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data     17154119                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total     17154119                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data           31                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total           31                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 553358.677419                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 553358.677419                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data           31                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total           31                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data     13691226                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     13691226                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 441652.451613                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 441652.451613                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        15677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus17.data        33137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48814                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       302951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus17.data        14223                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              317174                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data  31969466335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus17.data   1593966237                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33563432572                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       318628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus17.data        47360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            365988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.950798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus17.data     0.300317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.866624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 105526.855284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus17.data 112069.622232                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105820.251887                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       302951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus17.data        14223                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         317174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data  29380034514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus17.data   1472726578                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30852761092                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.950798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus17.data     0.300317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.866624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 96979.493430                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus17.data 103545.424875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97273.928796                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data       964585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus17.data      2201653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3166238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data       291430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus17.data       395852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          687282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data  20323826841                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus17.data  43709336601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  64033163442                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      1256015                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus17.data      2597505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3853520                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.232027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus17.data     0.152397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178352                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 69738.279659                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus17.data 110418.380104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93168.689769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data       291430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus17.data       395852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       687282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data  17833453268                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus17.data  40327239707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58160692975                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.232027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus17.data     0.152397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.178352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 61192.922033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus17.data 101874.538229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84624.205166                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.661569                       # Cycle average of tags in use
system.l2.tags.total_refs                    18779427                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1037656                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.097931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.842184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data    1029.419655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data    2150.373801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data 14053.757117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus17.data 15506.268811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.031415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.065624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.428887                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus17.data     0.473214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999959                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24860                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 136963400                       # Number of tag accesses
system.l2.tags.data_accesses                136963400                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
