{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1508877881372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1508877881372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 24 13:44:40 2017 " "Processing started: Tue Oct 24 13:44:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1508877881372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1508877881372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LB05 -c LB05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LB05 -c LB05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1508877881372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1508877882339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timesten.vhd 3 1 " "Found 3 design units, including 1 entities, in source file timesten.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimesTen-LogicFunction " "Found design unit 1: TimesTen-LogicFunction" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896068 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TimesTen-operator " "Found design unit 2: TimesTen-operator" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896068 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimesTen " "Found entity 1: TimesTen" {  } { { "TimesTen.vhd" "" { Text "H:/ENSC252_Projects/LB05/TimesTen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-LogicFunction " "Found design unit 1: SegDecoder-LogicFunction" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB05/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896099 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "H:/ENSC252_Projects/LB05/SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispfrac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispfrac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispFrac-LogicFunction " "Found design unit 1: DispFrac-LogicFunction" {  } { { "DispFrac.vhd" "" { Text "H:/ENSC252_Projects/LB05/DispFrac.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896146 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispFrac " "Found entity 1: DispFrac" {  } { { "DispFrac.vhd" "" { Text "H:/ENSC252_Projects/LB05/DispFrac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-LogicFunction " "Found design unit 1: Top-LogicFunction" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/fcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fcount-behavioural " "Found design unit 1: Fcount-behavioural" {  } { { "output_files/Fcount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Fcount.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896209 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fcount " "Found entity 1: Fcount" {  } { { "output_files/Fcount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Fcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/register6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/register6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register6bit-behavioural " "Found design unit 1: Register6bit-behavioural" {  } { { "output_files/Register6bit.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Register6bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register6bit " "Found entity 1: Register6bit" {  } { { "output_files/Register6bit.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/Register6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/seccount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/seccount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SecCount-First " "Found design unit 1: SecCount-First" {  } { { "output_files/SecCount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896287 ""} { "Info" "ISGN_ENTITY_NAME" "1 SecCount " "Found entity 1: SecCount" {  } { { "output_files/SecCount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file over59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Over59-LogicFunction " "Found design unit 1: Over59-LogicFunction" {  } { { "Over59.vhd" "" { Text "H:/ENSC252_Projects/LB05/Over59.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Over59 " "Found entity 1: Over59" {  } { { "Over59.vhd" "" { Text "H:/ENSC252_Projects/LB05/Over59.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc6-LogicFunction " "Found design unit 1: Inc6-LogicFunction" {  } { { "Inc6.vhd" "" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896365 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc6 " "Found entity 1: Inc6" {  } { { "Inc6.vhd" "" { Text "H:/ENSC252_Projects/LB05/Inc6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incstage0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incstage0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncStage0-LogicFunction " "Found design unit 1: IncStage0-LogicFunction" {  } { { "IncStage0.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStage0.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896411 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncStage0 " "Found entity 1: IncStage0" {  } { { "IncStage0.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStage0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incstagei.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incstagei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncStageI-LogicFunction " "Found design unit 1: IncStageI-LogicFunction" {  } { { "IncStageI.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStageI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896443 ""} { "Info" "ISGN_ENTITY_NAME" "1 IncStageI " "Found entity 1: IncStageI" {  } { { "IncStageI.vhd" "" { Text "H:/ENSC252_Projects/LB05/IncStageI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/disphex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/disphex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispHex-operator " "Found design unit 1: DispHex-operator" {  } { { "output_files/DispHex.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/DispHex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896489 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispHex " "Found entity 1: DispHex" {  } { { "output_files/DispHex.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/DispHex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1508877896489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1508877896489 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1508877896739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 Top.vhd(9) " "VHDL Signal Declaration warning at Top.vhd(9): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1508877896739 "|Top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 Top.vhd(9) " "VHDL Signal Declaration warning at Top.vhd(9): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Top.vhd" "" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1508877896739 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecCount SecCount:stage0 " "Elaborating entity \"SecCount\" for hierarchy \"SecCount:stage0\"" {  } { { "Top.vhd" "stage0" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1508877896801 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "('0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0') 59 6 SecCount.vhd(11) " "VHDL Expression error at SecCount.vhd(11): expression \"('0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0')\" has 59 elements ; expected 6 elements." {  } { { "output_files/SecCount.vhd" "" { Text "H:/ENSC252_Projects/LB05/output_files/SecCount.vhd" 11 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Quartus II" 0 -1 1508877896801 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SecCount:stage0 " "Can't elaborate user hierarchy \"SecCount:stage0\"" {  } { { "Top.vhd" "stage0" { Text "H:/ENSC252_Projects/LB05/Top.vhd" 43 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508877896801 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508877897098 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 24 13:44:57 2017 " "Processing ended: Tue Oct 24 13:44:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508877897098 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508877897098 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508877897098 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508877897098 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1508877897893 ""}
