// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/19/2023 20:45:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab6_top (
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	CLOCK_50);
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	CLOCK_50;

// Design Ports Information
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[0]~input_o ;
wire \SW[9]~input_o ;
wire \IN|REG|Q[0]~feeder_combout ;
wire \IN|LEDR[0]~0_combout ;
wire \SW[1]~input_o ;
wire \IN|LEDR[1]~1_combout ;
wire \SW[2]~input_o ;
wire \IN|LEDR[2]~2_combout ;
wire \SW[3]~input_o ;
wire \IN|LEDR[3]~3_combout ;
wire \SW[4]~input_o ;
wire \IN|LEDR[4]~4_combout ;
wire \SW[5]~input_o ;
wire \IN|LEDR[5]~5_combout ;
wire \SW[6]~input_o ;
wire \IN|REG|Q[14]~feeder_combout ;
wire \IN|LEDR[6]~6_combout ;
wire \SW[7]~input_o ;
wire \IN|LEDR[7]~7_combout ;
wire \KEY[0]~input_o ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \KEY[2]~input_o ;
wire \KEY[1]~input_o ;
wire \U|FSM|currentState~17_combout ;
wire \U|FSM|currentState.0001~q ;
wire \KEY[3]~input_o ;
wire \U|comb~0_combout ;
wire \U|FSM|Equal1~0_combout ;
wire \U|FSM|Equal4~0_combout ;
wire \U|FSM|currentState~22_combout ;
wire \U|FSM|currentState.0011~q ;
wire \U|FSM|currentState~16_combout ;
wire \U|FSM|currentState.0100~q ;
wire \U|FSM|currentState~18_combout ;
wire \U|FSM|currentState.0111~q ;
wire \U|FSM|currentState~21_combout ;
wire \U|FSM|currentState.0101~q ;
wire \U|FSM|currentState~20_combout ;
wire \U|FSM|currentState.0110~q ;
wire \U|FSM|currentState~19_combout ;
wire \U|FSM|currentState.0010~q ;
wire \U|FSM|currentState~14_combout ;
wire \U|FSM|always0~0_combout ;
wire \U|FSM|currentState~15_combout ;
wire \U|FSM|currentState.0000~q ;
wire \U|InstructionReg|Q[7]~feeder_combout ;
wire \U|Mux0~0_combout ;
wire \U|InstructionReg|Q[9]~feeder_combout ;
wire \U|InstructionReg|Q[1]~feeder_combout ;
wire \U|Mux1~0_combout ;
wire \U|InstructionReg|Q[8]~feeder_combout ;
wire \U|Mux2~0_combout ;
wire \U|DP|REGFILE|Mux10~0_combout ;
wire \U|DP|Mux13~0_combout ;
wire \U|DP|REGFILE|reg0|Q[2]~feeder_combout ;
wire \U|DP|REGFILE|Decoder7~7_combout ;
wire \U|DP|REGFILE|Decoder7~6_combout ;
wire \U|DP|REGFILE|Decoder7~5_combout ;
wire \U|DP|REGFILE|Mux13~1_combout ;
wire \U|DP|REGFILE|Decoder7~4_combout ;
wire \U|DP|REGFILE|Decoder7~2_combout ;
wire \U|DP|REGFILE|Decoder7~1_combout ;
wire \U|DP|REGFILE|Decoder7~3_combout ;
wire \U|DP|REGFILE|reg4|Q[2]~feeder_combout ;
wire \U|DP|REGFILE|Decoder7~0_combout ;
wire \U|DP|REGFILE|Mux13~0_combout ;
wire \U|DP|REGFILE|Mux13~2_combout ;
wire \U|FSM|Equal0~0_combout ;
wire \U|FSM|sel[0]~0_combout ;
wire \U|DP|A_FF[0]~feeder_combout ;
wire \U|DP|A_FF[0]~DUPLICATE_q ;
wire \U|DP|B_FF[0]~DUPLICATE_q ;
wire \U|DP|FileShifter|Mux15~0_combout ;
wire \U|DP|ALUModule|Add1~66_cout ;
wire \U|DP|ALUModule|Add1~1_sumout ;
wire \U|DP|ALUModule|Add0~1_sumout ;
wire \U|DP|ALUModule|Mux15~0_combout ;
wire \U|DP|c[0]~feeder_combout ;
wire \U|DP|Mux15~0_combout ;
wire \U|DP|REGFILE|reg3|Q[0]~feeder_combout ;
wire \U|DP|REGFILE|Mux15~1_combout ;
wire \U|DP|REGFILE|reg6|Q[0]~feeder_combout ;
wire \U|DP|REGFILE|Mux15~0_combout ;
wire \U|DP|REGFILE|Mux15~2_combout ;
wire \U|DP|FileShifter|Mux14~0_combout ;
wire \U|DP|ALUModule|Add1~2 ;
wire \U|DP|ALUModule|Add1~5_sumout ;
wire \U|DP|ALUModule|Add0~2 ;
wire \U|DP|ALUModule|Add0~5_sumout ;
wire \U|DP|ALUModule|Mux14~0_combout ;
wire \U|DP|Mux14~0_combout ;
wire \U|DP|REGFILE|reg3|Q[1]~feeder_combout ;
wire \U|DP|REGFILE|Mux14~1_combout ;
wire \U|DP|REGFILE|Mux14~0_combout ;
wire \U|DP|REGFILE|Mux14~2_combout ;
wire \U|DP|A_FF[3]~feeder_combout ;
wire \U|DP|A_FF[6]~DUPLICATE_q ;
wire \U|DP|A_FF[7]~feeder_combout ;
wire \U|DP|A_FF[11]~feeder_combout ;
wire \U|DP|FileShifter|Mux0~0_combout ;
wire \U|DP|A_FF[14]~feeder_combout ;
wire \U|DP|A_FF[12]~feeder_combout ;
wire \U|DP|A_FF[10]~feeder_combout ;
wire \U|DP|A_FF[8]~feeder_combout ;
wire \U|DP|A_FF[8]~DUPLICATE_q ;
wire \U|DP|A_FF[4]~feeder_combout ;
wire \U|DP|A_FF[3]~DUPLICATE_q ;
wire \U|DP|A_FF[2]~DUPLICATE_q ;
wire \U|DP|ALUModule|Add0~6 ;
wire \U|DP|ALUModule|Add0~10 ;
wire \U|DP|ALUModule|Add0~14 ;
wire \U|DP|ALUModule|Add0~18 ;
wire \U|DP|ALUModule|Add0~22 ;
wire \U|DP|ALUModule|Add0~26 ;
wire \U|DP|ALUModule|Add0~30 ;
wire \U|DP|ALUModule|Add0~34 ;
wire \U|DP|ALUModule|Add0~38 ;
wire \U|DP|ALUModule|Add0~42 ;
wire \U|DP|ALUModule|Add0~46 ;
wire \U|DP|ALUModule|Add0~50 ;
wire \U|DP|ALUModule|Add0~54 ;
wire \U|DP|ALUModule|Add0~58 ;
wire \U|DP|ALUModule|Add0~61_sumout ;
wire \U|DP|A_in_ALU[15]~0_combout ;
wire \U|DP|A_FF[11]~DUPLICATE_q ;
wire \U|DP|ALUModule|Add1~6 ;
wire \U|DP|ALUModule|Add1~10 ;
wire \U|DP|ALUModule|Add1~14 ;
wire \U|DP|ALUModule|Add1~18 ;
wire \U|DP|ALUModule|Add1~22 ;
wire \U|DP|ALUModule|Add1~26 ;
wire \U|DP|ALUModule|Add1~30 ;
wire \U|DP|ALUModule|Add1~34 ;
wire \U|DP|ALUModule|Add1~38 ;
wire \U|DP|ALUModule|Add1~42 ;
wire \U|DP|ALUModule|Add1~46 ;
wire \U|DP|ALUModule|Add1~50 ;
wire \U|DP|ALUModule|Add1~54 ;
wire \U|DP|ALUModule|Add1~58 ;
wire \U|DP|ALUModule|Add1~61_sumout ;
wire \U|DP|ALUModule|Mux0~0_combout ;
wire \U|DP|Mux0~0_combout ;
wire \U|DP|REGFILE|Mux0~1_combout ;
wire \U|DP|REGFILE|reg5|Q[15]~feeder_combout ;
wire \U|DP|REGFILE|reg6|Q[15]~feeder_combout ;
wire \U|DP|REGFILE|Mux0~0_combout ;
wire \U|DP|REGFILE|Mux0~2_combout ;
wire \U|DP|FileShifter|Mux1~0_combout ;
wire \U|DP|ALUModule|Add1~57_sumout ;
wire \U|DP|ALUModule|Add0~57_sumout ;
wire \U|DP|ALUModule|Mux1~0_combout ;
wire \U|DP|Mux1~0_combout ;
wire \U|DP|REGFILE|Mux1~0_combout ;
wire \U|DP|REGFILE|Mux1~1_combout ;
wire \U|DP|REGFILE|Mux1~2_combout ;
wire \U|DP|FileShifter|Mux2~0_combout ;
wire \U|DP|ALUModule|Add1~53_sumout ;
wire \U|DP|ALUModule|Add0~53_sumout ;
wire \U|DP|ALUModule|Mux2~0_combout ;
wire \U|DP|Mux2~0_combout ;
wire \U|DP|REGFILE|Mux2~0_combout ;
wire \U|DP|REGFILE|reg3|Q[13]~feeder_combout ;
wire \U|DP|REGFILE|Mux2~1_combout ;
wire \U|DP|REGFILE|Mux2~2_combout ;
wire \U|DP|FileShifter|Mux3~0_combout ;
wire \U|DP|ALUModule|Add1~49_sumout ;
wire \U|DP|ALUModule|Add0~49_sumout ;
wire \U|DP|ALUModule|Mux3~0_combout ;
wire \U|DP|Mux3~0_combout ;
wire \U|DP|REGFILE|reg0|Q[12]~feeder_combout ;
wire \U|DP|REGFILE|Mux3~1_combout ;
wire \U|DP|REGFILE|reg6|Q[12]~feeder_combout ;
wire \U|DP|REGFILE|Mux3~0_combout ;
wire \U|DP|REGFILE|Mux3~2_combout ;
wire \U|DP|FileShifter|Mux4~0_combout ;
wire \U|DP|ALUModule|Add1~45_sumout ;
wire \U|DP|ALUModule|Add0~45_sumout ;
wire \U|DP|ALUModule|Mux4~0_combout ;
wire \U|DP|Mux4~0_combout ;
wire \U|DP|REGFILE|reg0|Q[11]~feeder_combout ;
wire \U|DP|REGFILE|Mux4~1_combout ;
wire \U|DP|REGFILE|reg4|Q[11]~feeder_combout ;
wire \U|DP|REGFILE|reg6|Q[11]~feeder_combout ;
wire \U|DP|REGFILE|reg5|Q[11]~feeder_combout ;
wire \U|DP|REGFILE|Mux4~0_combout ;
wire \U|DP|REGFILE|Mux4~2_combout ;
wire \U|DP|FileShifter|Mux5~0_combout ;
wire \U|DP|ALUModule|Add1~41_sumout ;
wire \U|DP|ALUModule|Add0~41_sumout ;
wire \U|DP|ALUModule|Mux5~0_combout ;
wire \U|DP|Mux5~0_combout ;
wire \U|DP|REGFILE|reg0|Q[10]~feeder_combout ;
wire \U|DP|REGFILE|Mux5~1_combout ;
wire \U|DP|REGFILE|reg6|Q[10]~feeder_combout ;
wire \U|DP|REGFILE|Mux5~0_combout ;
wire \U|DP|REGFILE|Mux5~2_combout ;
wire \U|DP|FileShifter|Mux6~0_combout ;
wire \U|DP|ALUModule|Add1~37_sumout ;
wire \U|DP|ALUModule|Add0~37_sumout ;
wire \U|DP|ALUModule|Mux6~0_combout ;
wire \U|DP|Mux6~0_combout ;
wire \U|DP|REGFILE|Mux6~1_combout ;
wire \U|DP|REGFILE|reg5|Q[9]~feeder_combout ;
wire \U|DP|REGFILE|reg4|Q[9]~feeder_combout ;
wire \U|DP|REGFILE|reg6|Q[9]~feeder_combout ;
wire \U|DP|REGFILE|Mux6~0_combout ;
wire \U|DP|REGFILE|Mux6~2_combout ;
wire \U|DP|FileShifter|Mux7~0_combout ;
wire \U|DP|ALUModule|Add1~33_sumout ;
wire \U|DP|ALUModule|Add0~33_sumout ;
wire \U|DP|ALUModule|Mux7~0_combout ;
wire \U|DP|Mux7~0_combout ;
wire \U|DP|REGFILE|Mux7~1_combout ;
wire \U|DP|REGFILE|Mux7~0_combout ;
wire \U|DP|REGFILE|Mux7~2_combout ;
wire \U|DP|FileShifter|Mux8~0_combout ;
wire \U|DP|ALUModule|Add1~29_sumout ;
wire \U|DP|ALUModule|Add0~29_sumout ;
wire \U|DP|ALUModule|Mux8~0_combout ;
wire \U|DP|c[7]~DUPLICATE_q ;
wire \U|DP|Mux8~0_combout ;
wire \U|DP|REGFILE|Mux8~1_combout ;
wire \U|DP|REGFILE|Mux8~0_combout ;
wire \U|DP|REGFILE|Mux8~2_combout ;
wire \U|DP|FileShifter|Mux9~0_combout ;
wire \U|DP|ALUModule|Add1~25_sumout ;
wire \U|DP|ALUModule|Add0~25_sumout ;
wire \U|DP|ALUModule|Mux9~0_combout ;
wire \U|DP|Mux9~0_combout ;
wire \U|DP|REGFILE|Mux9~1_combout ;
wire \U|DP|REGFILE|reg5|Q[6]~feeder_combout ;
wire \U|DP|REGFILE|reg4|Q[6]~feeder_combout ;
wire \U|DP|REGFILE|reg6|Q[6]~feeder_combout ;
wire \U|DP|REGFILE|Mux9~0_combout ;
wire \U|DP|REGFILE|Mux9~2_combout ;
wire \U|DP|FileShifter|Mux10~0_combout ;
wire \U|DP|ALUModule|Add1~21_sumout ;
wire \U|DP|ALUModule|Add0~21_sumout ;
wire \U|DP|ALUModule|Mux10~0_combout ;
wire \U|DP|c[5]~feeder_combout ;
wire \U|DP|Mux10~0_combout ;
wire \U|DP|REGFILE|Mux10~1_combout ;
wire \U|DP|REGFILE|reg3|Q[5]~feeder_combout ;
wire \U|DP|REGFILE|Mux10~2_combout ;
wire \U|DP|REGFILE|Mux10~3_combout ;
wire \U|DP|FileShifter|Mux11~0_combout ;
wire \U|DP|ALUModule|Add1~17_sumout ;
wire \U|DP|ALUModule|Add0~17_sumout ;
wire \U|DP|ALUModule|Mux11~0_combout ;
wire \U|DP|c[4]~feeder_combout ;
wire \U|DP|Mux11~0_combout ;
wire \U|DP|REGFILE|reg3|Q[4]~feeder_combout ;
wire \U|DP|REGFILE|Mux11~1_combout ;
wire \U|DP|REGFILE|reg5|Q[4]~feeder_combout ;
wire \U|DP|REGFILE|reg4|Q[4]~feeder_combout ;
wire \U|DP|REGFILE|Mux11~0_combout ;
wire \U|DP|REGFILE|Mux11~2_combout ;
wire \U|DP|FileShifter|Mux12~0_combout ;
wire \U|DP|ALUModule|Add1~13_sumout ;
wire \U|DP|ALUModule|Add0~13_sumout ;
wire \U|DP|ALUModule|Mux12~0_combout ;
wire \U|DP|Mux12~0_combout ;
wire \U|DP|REGFILE|reg0|Q[3]~feeder_combout ;
wire \U|DP|REGFILE|Mux12~1_combout ;
wire \U|DP|REGFILE|reg5|Q[3]~feeder_combout ;
wire \U|DP|REGFILE|reg6|Q[3]~feeder_combout ;
wire \U|DP|REGFILE|Mux12~0_combout ;
wire \U|DP|REGFILE|Mux12~2_combout ;
wire \U|DP|FileShifter|Mux13~0_combout ;
wire \U|DP|ALUModule|Add1~9_sumout ;
wire \U|DP|ALUModule|Add0~9_sumout ;
wire \U|DP|ALUModule|Mux13~0_combout ;
wire \U|DP|c[2]~feeder_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \U|DP|c[4]~DUPLICATE_q ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire \U|DP|ALUModule|WideNor0~2_combout ;
wire \U|DP|ALUModule|WideNor0~1_combout ;
wire \U|DP|ALUModule|WideNor0~0_combout ;
wire \U|DP|ALUModule|WideNor0~combout ;
wire \U|DP|ALUModule|Mux16~0_combout ;
wire [15:0] \IN|REG|Q ;
wire [15:0] \U|DP|REGFILE|reg6|Q ;
wire [2:0] \U|DP|status_out ;
wire [15:0] \U|InstructionReg|Q ;
wire [15:0] \U|DP|c ;
wire [15:0] \U|DP|REGFILE|reg0|Q ;
wire [15:0] \U|DP|B_FF ;
wire [15:0] \U|DP|A_FF ;
wire [15:0] \U|DP|REGFILE|reg4|Q ;
wire [15:0] \U|DP|REGFILE|reg5|Q ;
wire [15:0] \U|DP|REGFILE|reg7|Q ;
wire [15:0] \U|DP|REGFILE|reg2|Q ;
wire [15:0] \U|DP|REGFILE|reg3|Q ;
wire [15:0] \U|DP|REGFILE|reg1|Q ;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\IN|LEDR[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\IN|LEDR[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\IN|LEDR[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\IN|LEDR[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\IN|LEDR[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\IN|LEDR[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\IN|LEDR[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\IN|LEDR[7]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\U|FSM|currentState.0000~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\U|DP|status_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\U|DP|status_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\U|DP|status_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y9_N17
dffeas \IN|REG|Q[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[8] .is_wysiwyg = "true";
defparam \IN|REG|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N57
cyclonev_lcell_comb \IN|REG|Q[0]~feeder (
// Equation(s):
// \IN|REG|Q[0]~feeder_combout  = ( \SW[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|REG|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|REG|Q[0]~feeder .extended_lut = "off";
defparam \IN|REG|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IN|REG|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N59
dffeas \IN|REG|Q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\IN|REG|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[0] .is_wysiwyg = "true";
defparam \IN|REG|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N0
cyclonev_lcell_comb \IN|LEDR[0]~0 (
// Equation(s):
// \IN|LEDR[0]~0_combout  = ( \SW[9]~input_o  & ( \IN|REG|Q [0] ) ) # ( !\SW[9]~input_o  & ( \IN|REG|Q [8] ) )

	.dataa(gnd),
	.datab(!\IN|REG|Q [8]),
	.datac(gnd),
	.datad(!\IN|REG|Q [0]),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[0]~0 .extended_lut = "off";
defparam \IN|LEDR[0]~0 .lut_mask = 64'h3333333300FF00FF;
defparam \IN|LEDR[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y9_N20
dffeas \IN|REG|Q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[1] .is_wysiwyg = "true";
defparam \IN|REG|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N14
dffeas \IN|REG|Q[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[9] .is_wysiwyg = "true";
defparam \IN|REG|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N21
cyclonev_lcell_comb \IN|LEDR[1]~1 (
// Equation(s):
// \IN|LEDR[1]~1_combout  = ( \IN|REG|Q [9] & ( (!\SW[9]~input_o ) # (\IN|REG|Q [1]) ) ) # ( !\IN|REG|Q [9] & ( (\IN|REG|Q [1] & \SW[9]~input_o ) ) )

	.dataa(!\IN|REG|Q [1]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[1]~1 .extended_lut = "off";
defparam \IN|LEDR[1]~1 .lut_mask = 64'h05050505F5F5F5F5;
defparam \IN|LEDR[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y8_N29
dffeas \IN|REG|Q[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[10] .is_wysiwyg = "true";
defparam \IN|REG|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N41
dffeas \IN|REG|Q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[2] .is_wysiwyg = "true";
defparam \IN|REG|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N3
cyclonev_lcell_comb \IN|LEDR[2]~2 (
// Equation(s):
// \IN|LEDR[2]~2_combout  = ( \IN|REG|Q [2] & ( (\IN|REG|Q [10]) # (\SW[9]~input_o ) ) ) # ( !\IN|REG|Q [2] & ( (!\SW[9]~input_o  & \IN|REG|Q [10]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(!\IN|REG|Q [10]),
	.datae(gnd),
	.dataf(!\IN|REG|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[2]~2 .extended_lut = "off";
defparam \IN|LEDR[2]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \IN|LEDR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y10_N53
dffeas \IN|REG|Q[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[11] .is_wysiwyg = "true";
defparam \IN|REG|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N56
dffeas \IN|REG|Q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[3] .is_wysiwyg = "true";
defparam \IN|REG|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N51
cyclonev_lcell_comb \IN|LEDR[3]~3 (
// Equation(s):
// \IN|LEDR[3]~3_combout  = ( \IN|REG|Q [3] & ( (\SW[9]~input_o ) # (\IN|REG|Q [11]) ) ) # ( !\IN|REG|Q [3] & ( (\IN|REG|Q [11] & !\SW[9]~input_o ) ) )

	.dataa(!\IN|REG|Q [11]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\IN|REG|Q [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[3]~3 .extended_lut = "off";
defparam \IN|LEDR[3]~3 .lut_mask = 64'h50505F5F50505F5F;
defparam \IN|LEDR[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y10_N50
dffeas \IN|REG|Q[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[4] .is_wysiwyg = "true";
defparam \IN|REG|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N56
dffeas \IN|REG|Q[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[12] .is_wysiwyg = "true";
defparam \IN|REG|Q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N57
cyclonev_lcell_comb \IN|LEDR[4]~4 (
// Equation(s):
// \IN|LEDR[4]~4_combout  = ( \IN|REG|Q [12] & ( (!\SW[9]~input_o ) # (\IN|REG|Q [4]) ) ) # ( !\IN|REG|Q [12] & ( (\IN|REG|Q [4] & \SW[9]~input_o ) ) )

	.dataa(!\IN|REG|Q [4]),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\IN|REG|Q [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[4]~4 .extended_lut = "off";
defparam \IN|LEDR[4]~4 .lut_mask = 64'h0505F5F50505F5F5;
defparam \IN|LEDR[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y9_N23
dffeas \IN|REG|Q[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[13] .is_wysiwyg = "true";
defparam \IN|REG|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N8
dffeas \IN|REG|Q[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[5] .is_wysiwyg = "true";
defparam \IN|REG|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N33
cyclonev_lcell_comb \IN|LEDR[5]~5 (
// Equation(s):
// \IN|LEDR[5]~5_combout  = ( \IN|REG|Q [5] & ( (\SW[9]~input_o ) # (\IN|REG|Q [13]) ) ) # ( !\IN|REG|Q [5] & ( (\IN|REG|Q [13] & !\SW[9]~input_o ) ) )

	.dataa(gnd),
	.datab(!\IN|REG|Q [13]),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[5]~5 .extended_lut = "off";
defparam \IN|LEDR[5]~5 .lut_mask = 64'h303030303F3F3F3F;
defparam \IN|LEDR[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \IN|REG|Q[14]~feeder (
// Equation(s):
// \IN|REG|Q[14]~feeder_combout  = ( \SW[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|REG|Q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|REG|Q[14]~feeder .extended_lut = "off";
defparam \IN|REG|Q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \IN|REG|Q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N1
dffeas \IN|REG|Q[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\IN|REG|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[14] .is_wysiwyg = "true";
defparam \IN|REG|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N22
dffeas \IN|REG|Q[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[6] .is_wysiwyg = "true";
defparam \IN|REG|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N45
cyclonev_lcell_comb \IN|LEDR[6]~6 (
// Equation(s):
// \IN|LEDR[6]~6_combout  = ( \IN|REG|Q [6] & ( (\SW[9]~input_o ) # (\IN|REG|Q [14]) ) ) # ( !\IN|REG|Q [6] & ( (\IN|REG|Q [14] & !\SW[9]~input_o ) ) )

	.dataa(gnd),
	.datab(!\IN|REG|Q [14]),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(!\IN|REG|Q [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[6]~6 .extended_lut = "off";
defparam \IN|LEDR[6]~6 .lut_mask = 64'h30303F3F30303F3F;
defparam \IN|LEDR[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y10_N58
dffeas \IN|REG|Q[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[15] .is_wysiwyg = "true";
defparam \IN|REG|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N11
dffeas \IN|REG|Q[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\SW[9]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IN|REG|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IN|REG|Q[7] .is_wysiwyg = "true";
defparam \IN|REG|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \IN|LEDR[7]~7 (
// Equation(s):
// \IN|LEDR[7]~7_combout  = ( \SW[9]~input_o  & ( \IN|REG|Q [7] ) ) # ( !\SW[9]~input_o  & ( \IN|REG|Q [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\IN|REG|Q [15]),
	.datad(!\IN|REG|Q [7]),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\IN|LEDR[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \IN|LEDR[7]~7 .extended_lut = "off";
defparam \IN|LEDR[7]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \IN|LEDR[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \U|FSM|currentState~17 (
// Equation(s):
// \U|FSM|currentState~17_combout  = ( \KEY[1]~input_o  & ( (!\U|FSM|currentState.0000~q  & !\KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|FSM|currentState.0000~q ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~17 .extended_lut = "off";
defparam \U|FSM|currentState~17 .lut_mask = 64'h00000000F000F000;
defparam \U|FSM|currentState~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N17
dffeas \U|FSM|currentState.0001 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0001 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0001 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N3
cyclonev_lcell_comb \U|comb~0 (
// Equation(s):
// \U|comb~0_combout  = LCELL(( !\KEY[0]~input_o  & ( !\KEY[3]~input_o  ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|comb~0 .extended_lut = "off";
defparam \U|comb~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \U|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y10_N20
dffeas \U|InstructionReg|Q[12] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[12] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N14
dffeas \U|InstructionReg|Q[15] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[15] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N53
dffeas \U|InstructionReg|Q[13] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[13] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N56
dffeas \U|InstructionReg|Q[14] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[14] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N57
cyclonev_lcell_comb \U|FSM|Equal1~0 (
// Equation(s):
// \U|FSM|Equal1~0_combout  = ( !\U|InstructionReg|Q [14] & ( (\U|InstructionReg|Q [15] & \U|InstructionReg|Q [13]) ) )

	.dataa(!\U|InstructionReg|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U|InstructionReg|Q [13]),
	.datae(gnd),
	.dataf(!\U|InstructionReg|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|Equal1~0 .extended_lut = "off";
defparam \U|FSM|Equal1~0 .lut_mask = 64'h0055005500000000;
defparam \U|FSM|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N56
dffeas \U|InstructionReg|Q[11] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[11] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \U|FSM|Equal4~0 (
// Equation(s):
// \U|FSM|Equal4~0_combout  = ( \U|InstructionReg|Q [15] & ( \U|InstructionReg|Q [14] & ( !\U|InstructionReg|Q [13] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|InstructionReg|Q [13]),
	.datad(gnd),
	.datae(!\U|InstructionReg|Q [15]),
	.dataf(!\U|InstructionReg|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|Equal4~0 .extended_lut = "off";
defparam \U|FSM|Equal4~0 .lut_mask = 64'h000000000000F0F0;
defparam \U|FSM|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \U|FSM|currentState~22 (
// Equation(s):
// \U|FSM|currentState~22_combout  = ( \U|FSM|currentState.0001~q  & ( \KEY[1]~input_o  & ( ((!\U|InstructionReg|Q [12] & (!\U|InstructionReg|Q [11] & \U|FSM|Equal4~0_combout ))) # (\U|FSM|Equal1~0_combout ) ) ) )

	.dataa(!\U|InstructionReg|Q [12]),
	.datab(!\U|InstructionReg|Q [11]),
	.datac(!\U|FSM|Equal1~0_combout ),
	.datad(!\U|FSM|Equal4~0_combout ),
	.datae(!\U|FSM|currentState.0001~q ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~22 .extended_lut = "off";
defparam \U|FSM|currentState~22 .lut_mask = 64'h0000000000000F8F;
defparam \U|FSM|currentState~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N11
dffeas \U|FSM|currentState.0011 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|FSM|currentState~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0011 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N18
cyclonev_lcell_comb \U|FSM|currentState~16 (
// Equation(s):
// \U|FSM|currentState~16_combout  = ( \KEY[1]~input_o  & ( \U|FSM|currentState.0011~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|FSM|currentState.0011~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~16 .extended_lut = "off";
defparam \U|FSM|currentState~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \U|FSM|currentState~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N20
dffeas \U|FSM|currentState.0100 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0100 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N48
cyclonev_lcell_comb \U|FSM|currentState~18 (
// Equation(s):
// \U|FSM|currentState~18_combout  = ( \U|FSM|currentState.0100~q  & ( (\KEY[1]~input_o  & (!\U|InstructionReg|Q [12] & (\U|FSM|Equal1~0_combout  & \U|InstructionReg|Q [11]))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\U|InstructionReg|Q [12]),
	.datac(!\U|FSM|Equal1~0_combout ),
	.datad(!\U|InstructionReg|Q [11]),
	.datae(gnd),
	.dataf(!\U|FSM|currentState.0100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~18 .extended_lut = "off";
defparam \U|FSM|currentState~18 .lut_mask = 64'h0000000000040004;
defparam \U|FSM|currentState~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N50
dffeas \U|FSM|currentState.0111 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0111 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N6
cyclonev_lcell_comb \U|FSM|currentState~21 (
// Equation(s):
// \U|FSM|currentState~21_combout  = ( \U|FSM|Equal4~0_combout  & ( \U|InstructionReg|Q [11] & ( (\U|InstructionReg|Q [12] & (\U|FSM|Equal1~0_combout  & (\KEY[1]~input_o  & \U|FSM|currentState.0100~q ))) ) ) ) # ( !\U|FSM|Equal4~0_combout  & ( 
// \U|InstructionReg|Q [11] & ( (\U|InstructionReg|Q [12] & (\U|FSM|Equal1~0_combout  & (\KEY[1]~input_o  & \U|FSM|currentState.0100~q ))) ) ) ) # ( \U|FSM|Equal4~0_combout  & ( !\U|InstructionReg|Q [11] & ( (\KEY[1]~input_o  & (\U|FSM|currentState.0100~q  & 
// ((!\U|InstructionReg|Q [12]) # (\U|FSM|Equal1~0_combout )))) ) ) ) # ( !\U|FSM|Equal4~0_combout  & ( !\U|InstructionReg|Q [11] & ( (\U|FSM|Equal1~0_combout  & (\KEY[1]~input_o  & \U|FSM|currentState.0100~q )) ) ) )

	.dataa(!\U|InstructionReg|Q [12]),
	.datab(!\U|FSM|Equal1~0_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\U|FSM|currentState.0100~q ),
	.datae(!\U|FSM|Equal4~0_combout ),
	.dataf(!\U|InstructionReg|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~21 .extended_lut = "off";
defparam \U|FSM|currentState~21 .lut_mask = 64'h0003000B00010001;
defparam \U|FSM|currentState~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N8
dffeas \U|FSM|currentState.0101 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0101 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0101 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \U|FSM|currentState~20 (
// Equation(s):
// \U|FSM|currentState~20_combout  = ( \KEY[1]~input_o  & ( \U|FSM|currentState.0101~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U|FSM|currentState.0101~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~20 .extended_lut = "off";
defparam \U|FSM|currentState~20 .lut_mask = 64'h0000000000FF00FF;
defparam \U|FSM|currentState~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N5
dffeas \U|FSM|currentState.0110 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0110 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N51
cyclonev_lcell_comb \U|FSM|currentState~19 (
// Equation(s):
// \U|FSM|currentState~19_combout  = ( \U|FSM|Equal4~0_combout  & ( (\KEY[1]~input_o  & (\U|InstructionReg|Q [12] & (!\U|InstructionReg|Q [11] & \U|FSM|currentState.0001~q ))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\U|InstructionReg|Q [12]),
	.datac(!\U|InstructionReg|Q [11]),
	.datad(!\U|FSM|currentState.0001~q ),
	.datae(gnd),
	.dataf(!\U|FSM|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~19 .extended_lut = "off";
defparam \U|FSM|currentState~19 .lut_mask = 64'h0000000000100010;
defparam \U|FSM|currentState~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N35
dffeas \U|FSM|currentState.0010 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|FSM|currentState~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0010 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0010 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N30
cyclonev_lcell_comb \U|FSM|currentState~14 (
// Equation(s):
// \U|FSM|currentState~14_combout  = ( !\U|FSM|currentState.0110~q  & ( !\U|FSM|currentState.0010~q  & ( (\KEY[1]~input_o  & (!\U|FSM|currentState.0111~q  & ((!\KEY[2]~input_o ) # (\U|FSM|currentState.0000~q )))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\U|FSM|currentState.0000~q ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\U|FSM|currentState.0111~q ),
	.datae(!\U|FSM|currentState.0110~q ),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~14 .extended_lut = "off";
defparam \U|FSM|currentState~14 .lut_mask = 64'h0B00000000000000;
defparam \U|FSM|currentState~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \U|FSM|always0~0 (
// Equation(s):
// \U|FSM|always0~0_combout  = ( \U|FSM|Equal4~0_combout  & ( !\U|InstructionReg|Q [11] ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|FSM|Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|always0~0 .extended_lut = "off";
defparam \U|FSM|always0~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \U|FSM|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N54
cyclonev_lcell_comb \U|FSM|currentState~15 (
// Equation(s):
// \U|FSM|currentState~15_combout  = ( \U|FSM|currentState.0100~q  & ( \U|FSM|always0~0_combout  & ( (\U|FSM|currentState~14_combout  & ((!\U|InstructionReg|Q [12] & ((!\U|FSM|Equal1~0_combout ))) # (\U|InstructionReg|Q [12] & (!\U|FSM|currentState.0001~q  & 
// \U|FSM|Equal1~0_combout )))) ) ) ) # ( !\U|FSM|currentState.0100~q  & ( \U|FSM|always0~0_combout  & ( (\U|FSM|currentState~14_combout  & ((!\U|FSM|currentState.0001~q ) # ((!\U|InstructionReg|Q [12]) # (!\U|FSM|Equal1~0_combout )))) ) ) ) # ( 
// \U|FSM|currentState.0100~q  & ( !\U|FSM|always0~0_combout  & ( (\U|FSM|Equal1~0_combout  & \U|FSM|currentState~14_combout ) ) ) ) # ( !\U|FSM|currentState.0100~q  & ( !\U|FSM|always0~0_combout  & ( (\U|FSM|currentState~14_combout  & 
// ((!\U|FSM|currentState.0001~q ) # (\U|FSM|Equal1~0_combout ))) ) ) )

	.dataa(!\U|FSM|currentState.0001~q ),
	.datab(!\U|InstructionReg|Q [12]),
	.datac(!\U|FSM|Equal1~0_combout ),
	.datad(!\U|FSM|currentState~14_combout ),
	.datae(!\U|FSM|currentState.0100~q ),
	.dataf(!\U|FSM|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|currentState~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|currentState~15 .extended_lut = "off";
defparam \U|FSM|currentState~15 .lut_mask = 64'h00AF000F00FE00C2;
defparam \U|FSM|currentState~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N56
dffeas \U|FSM|currentState.0000 (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|FSM|currentState~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|FSM|currentState.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|FSM|currentState.0000 .is_wysiwyg = "true";
defparam \U|FSM|currentState.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N39
cyclonev_lcell_comb \U|InstructionReg|Q[7]~feeder (
// Equation(s):
// \U|InstructionReg|Q[7]~feeder_combout  = ( \IN|REG|Q [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|InstructionReg|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|InstructionReg|Q[7]~feeder .extended_lut = "off";
defparam \U|InstructionReg|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|InstructionReg|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N41
dffeas \U|InstructionReg|Q[7] (
	.clk(\U|comb~0_combout ),
	.d(\U|InstructionReg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[7] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N19
dffeas \U|InstructionReg|Q[10] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[10] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N17
dffeas \U|InstructionReg|Q[2] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[2] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N45
cyclonev_lcell_comb \U|Mux0~0 (
// Equation(s):
// \U|Mux0~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [2] & ( (!\U|FSM|currentState.0110~q  & ((\U|InstructionReg|Q [10]))) # (\U|FSM|currentState.0110~q  & (\U|InstructionReg|Q [7])) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( 
// \U|InstructionReg|Q [2] & ( (!\U|FSM|currentState.0110~q  & (((!\U|FSM|currentState.0011~q ) # (\U|InstructionReg|Q [10])))) # (\U|FSM|currentState.0110~q  & (\U|InstructionReg|Q [7])) ) ) ) # ( \U|FSM|currentState.0010~q  & ( !\U|InstructionReg|Q [2] & ( 
// (!\U|FSM|currentState.0110~q  & ((\U|InstructionReg|Q [10]))) # (\U|FSM|currentState.0110~q  & (\U|InstructionReg|Q [7])) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( !\U|InstructionReg|Q [2] & ( (!\U|FSM|currentState.0110~q  & (((\U|InstructionReg|Q [10] & 
// \U|FSM|currentState.0011~q )))) # (\U|FSM|currentState.0110~q  & (\U|InstructionReg|Q [7])) ) ) )

	.dataa(!\U|InstructionReg|Q [7]),
	.datab(!\U|InstructionReg|Q [10]),
	.datac(!\U|FSM|currentState.0011~q ),
	.datad(!\U|FSM|currentState.0110~q ),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|InstructionReg|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|Mux0~0 .extended_lut = "off";
defparam \U|Mux0~0 .lut_mask = 64'h03553355F3553355;
defparam \U|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N27
cyclonev_lcell_comb \U|InstructionReg|Q[9]~feeder (
// Equation(s):
// \U|InstructionReg|Q[9]~feeder_combout  = ( \IN|REG|Q [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|InstructionReg|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|InstructionReg|Q[9]~feeder .extended_lut = "off";
defparam \U|InstructionReg|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|InstructionReg|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N28
dffeas \U|InstructionReg|Q[9] (
	.clk(\U|comb~0_combout ),
	.d(\U|InstructionReg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[9] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \U|InstructionReg|Q[1]~feeder (
// Equation(s):
// \U|InstructionReg|Q[1]~feeder_combout  = ( \IN|REG|Q [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|InstructionReg|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|InstructionReg|Q[1]~feeder .extended_lut = "off";
defparam \U|InstructionReg|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|InstructionReg|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N26
dffeas \U|InstructionReg|Q[1] (
	.clk(\U|comb~0_combout ),
	.d(\U|InstructionReg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[1] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N44
dffeas \U|InstructionReg|Q[6] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[6] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \U|Mux1~0 (
// Equation(s):
// \U|Mux1~0_combout  = ( \U|InstructionReg|Q [6] & ( \U|FSM|currentState.0011~q  & ( (\U|FSM|currentState.0110~q ) # (\U|InstructionReg|Q [9]) ) ) ) # ( !\U|InstructionReg|Q [6] & ( \U|FSM|currentState.0011~q  & ( (\U|InstructionReg|Q [9] & 
// !\U|FSM|currentState.0110~q ) ) ) ) # ( \U|InstructionReg|Q [6] & ( !\U|FSM|currentState.0011~q  & ( ((!\U|FSM|currentState.0010~q  & ((\U|InstructionReg|Q [1]))) # (\U|FSM|currentState.0010~q  & (\U|InstructionReg|Q [9]))) # (\U|FSM|currentState.0110~q ) 
// ) ) ) # ( !\U|InstructionReg|Q [6] & ( !\U|FSM|currentState.0011~q  & ( (!\U|FSM|currentState.0110~q  & ((!\U|FSM|currentState.0010~q  & ((\U|InstructionReg|Q [1]))) # (\U|FSM|currentState.0010~q  & (\U|InstructionReg|Q [9])))) ) ) )

	.dataa(!\U|FSM|currentState.0010~q ),
	.datab(!\U|InstructionReg|Q [9]),
	.datac(!\U|FSM|currentState.0110~q ),
	.datad(!\U|InstructionReg|Q [1]),
	.datae(!\U|InstructionReg|Q [6]),
	.dataf(!\U|FSM|currentState.0011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|Mux1~0 .extended_lut = "off";
defparam \U|Mux1~0 .lut_mask = 64'h10B01FBF30303F3F;
defparam \U|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N2
dffeas \U|InstructionReg|Q[0] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[0] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N32
dffeas \U|InstructionReg|Q[5] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[5] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N36
cyclonev_lcell_comb \U|InstructionReg|Q[8]~feeder (
// Equation(s):
// \U|InstructionReg|Q[8]~feeder_combout  = ( \IN|REG|Q [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\IN|REG|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|InstructionReg|Q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|InstructionReg|Q[8]~feeder .extended_lut = "off";
defparam \U|InstructionReg|Q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|InstructionReg|Q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N37
dffeas \U|InstructionReg|Q[8] (
	.clk(\U|comb~0_combout ),
	.d(\U|InstructionReg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[8] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N45
cyclonev_lcell_comb \U|Mux2~0 (
// Equation(s):
// \U|Mux2~0_combout  = ( \U|FSM|currentState.0110~q  & ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [5] ) ) ) # ( !\U|FSM|currentState.0110~q  & ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [8] ) ) ) # ( \U|FSM|currentState.0110~q  & ( 
// !\U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [5] ) ) ) # ( !\U|FSM|currentState.0110~q  & ( !\U|FSM|currentState.0010~q  & ( (!\U|FSM|currentState.0011~q  & (\U|InstructionReg|Q [0])) # (\U|FSM|currentState.0011~q  & ((\U|InstructionReg|Q [8]))) ) 
// ) )

	.dataa(!\U|InstructionReg|Q [0]),
	.datab(!\U|InstructionReg|Q [5]),
	.datac(!\U|FSM|currentState.0011~q ),
	.datad(!\U|InstructionReg|Q [8]),
	.datae(!\U|FSM|currentState.0110~q ),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|Mux2~0 .extended_lut = "off";
defparam \U|Mux2~0 .lut_mask = 64'h505F333300FF3333;
defparam \U|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \U|DP|REGFILE|Mux10~0 (
// Equation(s):
// \U|DP|REGFILE|Mux10~0_combout  = (\U|Mux1~0_combout  & !\U|Mux2~0_combout )

	.dataa(gnd),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux10~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux10~0 .lut_mask = 64'h3030303030303030;
defparam \U|DP|REGFILE|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \U|DP|Mux13~0 (
// Equation(s):
// \U|DP|Mux13~0_combout  = ( \U|DP|c [2] & ( (!\U|FSM|currentState.0010~q ) # (\U|InstructionReg|Q [2]) ) ) # ( !\U|DP|c [2] & ( (\U|InstructionReg|Q [2] & \U|FSM|currentState.0010~q ) ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [2]),
	.datac(gnd),
	.datad(!\U|FSM|currentState.0010~q ),
	.datae(gnd),
	.dataf(!\U|DP|c [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux13~0 .extended_lut = "off";
defparam \U|DP|Mux13~0 .lut_mask = 64'h00330033FF33FF33;
defparam \U|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N57
cyclonev_lcell_comb \U|DP|REGFILE|reg0|Q[2]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg0|Q[2]~feeder_combout  = ( \U|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg0|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[2]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg0|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg0|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N33
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~7 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~7_combout  = ( \U|FSM|currentState.0010~q  & ( !\U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & !\U|Mux2~0_combout ) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( !\U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & 
// \U|FSM|currentState.0110~q )) ) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\U|FSM|currentState.0110~q ),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~7 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~7 .lut_mask = 64'h0088888800000000;
defparam \U|DP|REGFILE|Decoder7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N59
dffeas \U|DP|REGFILE|reg0|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~6 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~6_combout  = ( !\U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & (\U|Mux2~0_combout  & ((\U|FSM|currentState.0010~q ) # (\U|FSM|currentState.0110~q )))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|FSM|currentState.0110~q ),
	.datad(!\U|FSM|currentState.0010~q ),
	.datae(!\U|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~6 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~6 .lut_mask = 64'h0222000002220000;
defparam \U|DP|REGFILE|Decoder7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N17
dffeas \U|DP|REGFILE|reg1|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~5 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~5_combout  = ( !\U|Mux0~0_combout  & ( (\U|Mux2~0_combout  & (\U|Mux1~0_combout  & ((\U|FSM|currentState.0010~q ) # (\U|FSM|currentState.0110~q )))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|FSM|currentState.0110~q ),
	.datad(!\U|FSM|currentState.0010~q ),
	.datae(gnd),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~5 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~5 .lut_mask = 64'h0111011100000000;
defparam \U|DP|REGFILE|Decoder7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N40
dffeas \U|DP|REGFILE|reg3|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \U|DP|REGFILE|Mux13~1 (
// Equation(s):
// \U|DP|REGFILE|Mux13~1_combout  = ( \U|DP|REGFILE|reg3|Q [2] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg0|Q [2]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg1|Q [2])) # (\U|Mux1~0_combout ))) ) ) # ( !\U|DP|REGFILE|reg3|Q [2] & ( 
// (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [2])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [2]))))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [2]),
	.datad(!\U|DP|REGFILE|reg1|Q [2]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux13~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux13~1 .lut_mask = 64'h084C084C195D195D;
defparam \U|DP|REGFILE|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N9
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~4 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~4_combout  = ( !\U|Mux0~0_combout  & ( (\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & ((\U|FSM|currentState.0110~q ) # (\U|FSM|currentState.0010~q )))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|FSM|currentState.0010~q ),
	.datad(!\U|FSM|currentState.0110~q ),
	.datae(gnd),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~4 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~4 .lut_mask = 64'h0444044400000000;
defparam \U|DP|REGFILE|Decoder7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N32
dffeas \U|DP|REGFILE|reg2|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N21
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~2 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~2_combout  = ( \U|Mux0~0_combout  & ( (\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & ((\U|FSM|currentState.0110~q ) # (\U|FSM|currentState.0010~q )))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|FSM|currentState.0010~q ),
	.datad(!\U|FSM|currentState.0110~q ),
	.datae(!\U|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~2 .lut_mask = 64'h0000044400000444;
defparam \U|DP|REGFILE|Decoder7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N34
dffeas \U|DP|REGFILE|reg6|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N57
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~1 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~1_combout  = ( \U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & \U|Mux2~0_combout ) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & (\U|Mux2~0_combout  & 
// \U|FSM|currentState.0110~q )) ) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\U|FSM|currentState.0110~q ),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~1 .lut_mask = 64'h0000000000222222;
defparam \U|DP|REGFILE|Decoder7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N52
dffeas \U|DP|REGFILE|reg5|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~3 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~3_combout  = ( \U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (\U|Mux1~0_combout  & \U|Mux2~0_combout ) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (\U|Mux1~0_combout  & (\U|Mux2~0_combout  & 
// \U|FSM|currentState.0110~q )) ) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|FSM|currentState.0110~q ),
	.datad(gnd),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~3 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~3 .lut_mask = 64'h0000000001011111;
defparam \U|DP|REGFILE|Decoder7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N2
dffeas \U|DP|REGFILE|reg7|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \U|DP|REGFILE|reg4|Q[2]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg4|Q[2]~feeder_combout  = ( \U|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg4|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[2]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg4|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg4|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N36
cyclonev_lcell_comb \U|DP|REGFILE|Decoder7~0 (
// Equation(s):
// \U|DP|REGFILE|Decoder7~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & !\U|Mux2~0_combout ) ) ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|Mux0~0_combout  & ( (!\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & 
// \U|FSM|currentState.0110~q )) ) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|FSM|currentState.0110~q ),
	.datad(gnd),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Decoder7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Decoder7~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Decoder7~0 .lut_mask = 64'h0000000008088888;
defparam \U|DP|REGFILE|Decoder7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N13
dffeas \U|DP|REGFILE|reg4|Q[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[2] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \U|DP|REGFILE|Mux13~0 (
// Equation(s):
// \U|DP|REGFILE|Mux13~0_combout  = ( \U|DP|REGFILE|reg7|Q [2] & ( \U|DP|REGFILE|reg4|Q [2] & ( (!\U|Mux2~0_combout  & ((!\U|Mux1~0_combout ) # ((\U|DP|REGFILE|reg6|Q [2])))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [2])) # (\U|Mux1~0_combout ))) ) ) 
// ) # ( !\U|DP|REGFILE|reg7|Q [2] & ( \U|DP|REGFILE|reg4|Q [2] & ( (!\U|Mux2~0_combout  & ((!\U|Mux1~0_combout ) # ((\U|DP|REGFILE|reg6|Q [2])))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg5|Q [2])))) ) ) ) # ( \U|DP|REGFILE|reg7|Q 
// [2] & ( !\U|DP|REGFILE|reg4|Q [2] & ( (!\U|Mux2~0_combout  & (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [2]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [2])) # (\U|Mux1~0_combout ))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [2] & ( !\U|DP|REGFILE|reg4|Q 
// [2] & ( (!\U|Mux2~0_combout  & (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [2]))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg5|Q [2])))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg6|Q [2]),
	.datad(!\U|DP|REGFILE|reg5|Q [2]),
	.datae(!\U|DP|REGFILE|reg7|Q [2]),
	.dataf(!\U|DP|REGFILE|reg4|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux13~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux13~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \U|DP|REGFILE|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \U|DP|REGFILE|Mux13~2 (
// Equation(s):
// \U|DP|REGFILE|Mux13~2_combout  = ( \U|DP|REGFILE|Mux13~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [2])) # (\U|DP|REGFILE|Mux13~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux13~0_combout  & ( (!\U|Mux0~0_combout 
//  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [2])) # (\U|DP|REGFILE|Mux13~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux13~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [2]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux13~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux13~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N29
dffeas \U|DP|A_FF[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[2] .is_wysiwyg = "true";
defparam \U|DP|A_FF[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y10_N17
dffeas \U|InstructionReg|Q[4] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[4] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N50
dffeas \U|InstructionReg|Q[3] (
	.clk(\U|comb~0_combout ),
	.d(gnd),
	.asdata(\IN|REG|Q [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|InstructionReg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|InstructionReg|Q[3] .is_wysiwyg = "true";
defparam \U|InstructionReg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N57
cyclonev_lcell_comb \U|FSM|Equal0~0 (
// Equation(s):
// \U|FSM|Equal0~0_combout  = ( \U|InstructionReg|Q [12] & ( \U|InstructionReg|Q [11] ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|Equal0~0 .extended_lut = "off";
defparam \U|FSM|Equal0~0 .lut_mask = 64'h0000555500005555;
defparam \U|FSM|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N47
dffeas \U|DP|A_FF[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[1] .is_wysiwyg = "true";
defparam \U|DP|A_FF[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N15
cyclonev_lcell_comb \U|FSM|sel[0]~0 (
// Equation(s):
// \U|FSM|sel[0]~0_combout  = ( \U|InstructionReg|Q [12] & ( \U|InstructionReg|Q [11] & ( \U|FSM|currentState.0101~q  ) ) ) # ( !\U|InstructionReg|Q [12] & ( \U|InstructionReg|Q [11] & ( (!\U|InstructionReg|Q [13] & (\U|InstructionReg|Q [14] & 
// (\U|InstructionReg|Q [15] & \U|FSM|currentState.0101~q ))) ) ) ) # ( \U|InstructionReg|Q [12] & ( !\U|InstructionReg|Q [11] & ( (!\U|InstructionReg|Q [13] & (\U|InstructionReg|Q [14] & (\U|InstructionReg|Q [15] & \U|FSM|currentState.0101~q ))) ) ) ) # ( 
// !\U|InstructionReg|Q [12] & ( !\U|InstructionReg|Q [11] & ( (!\U|InstructionReg|Q [13] & (\U|InstructionReg|Q [14] & (\U|InstructionReg|Q [15] & \U|FSM|currentState.0101~q ))) ) ) )

	.dataa(!\U|InstructionReg|Q [13]),
	.datab(!\U|InstructionReg|Q [14]),
	.datac(!\U|InstructionReg|Q [15]),
	.datad(!\U|FSM|currentState.0101~q ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|InstructionReg|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|FSM|sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|FSM|sel[0]~0 .extended_lut = "off";
defparam \U|FSM|sel[0]~0 .lut_mask = 64'h00020002000200FF;
defparam \U|FSM|sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N21
cyclonev_lcell_comb \U|DP|A_FF[0]~feeder (
// Equation(s):
// \U|DP|A_FF[0]~feeder_combout  = \U|DP|REGFILE|Mux15~2_combout 

	.dataa(!\U|DP|REGFILE|Mux15~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[0]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|A_FF[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N23
dffeas \U|DP|A_FF[0]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N32
dffeas \U|DP|B_FF[0]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[0]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|B_FF[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N27
cyclonev_lcell_comb \U|DP|FileShifter|Mux15~0 (
// Equation(s):
// \U|DP|FileShifter|Mux15~0_combout  = ( \U|DP|B_FF [1] & ( ((!\U|InstructionReg|Q [3] & \U|DP|B_FF[0]~DUPLICATE_q )) # (\U|InstructionReg|Q [4]) ) ) # ( !\U|DP|B_FF [1] & ( (!\U|InstructionReg|Q [3] & (!\U|InstructionReg|Q [4] & \U|DP|B_FF[0]~DUPLICATE_q 
// )) ) )

	.dataa(!\U|InstructionReg|Q [3]),
	.datab(!\U|InstructionReg|Q [4]),
	.datac(!\U|DP|B_FF[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux15~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux15~0 .lut_mask = 64'h080808083B3B3B3B;
defparam \U|DP|FileShifter|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N0
cyclonev_lcell_comb \U|DP|ALUModule|Add1~66 (
// Equation(s):
// \U|DP|ALUModule|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\U|DP|ALUModule|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~66 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \U|DP|ALUModule|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N3
cyclonev_lcell_comb \U|DP|ALUModule|Add1~1 (
// Equation(s):
// \U|DP|ALUModule|Add1~1_sumout  = SUM(( !\U|DP|FileShifter|Mux15~0_combout  ) + ( (\U|DP|A_FF[0]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~66_cout  ))
// \U|DP|ALUModule|Add1~2  = CARRY(( !\U|DP|FileShifter|Mux15~0_combout  ) + ( (\U|DP|A_FF[0]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~66_cout  ))

	.dataa(!\U|FSM|currentState.0101~q ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~1_sumout ),
	.cout(\U|DP|ALUModule|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~1 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~1 .lut_mask = 64'h0000FF150000FF00;
defparam \U|DP|ALUModule|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N22
dffeas \U|DP|A_FF[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[0] .is_wysiwyg = "true";
defparam \U|DP|A_FF[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N0
cyclonev_lcell_comb \U|DP|ALUModule|Add0~1 (
// Equation(s):
// \U|DP|ALUModule|Add0~1_sumout  = SUM(( \U|DP|FileShifter|Mux15~0_combout  ) + ( (\U|DP|A_FF [0] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !VCC ))
// \U|DP|ALUModule|Add0~2  = CARRY(( \U|DP|FileShifter|Mux15~0_combout  ) + ( (\U|DP|A_FF [0] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !VCC ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux15~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~1_sumout ),
	.cout(\U|DP|ALUModule|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~1 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~1 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \U|DP|ALUModule|Mux15~0 (
// Equation(s):
// \U|DP|ALUModule|Mux15~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~1_sumout )))) # (\U|InstructionReg|Q [11] & ((((\U|DP|ALUModule|Add1~1_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF[0]~DUPLICATE_q  & ((\U|DP|FileShifter|Mux15~0_combout ))))) # (\U|InstructionReg|Q [11] & ((((!\U|DP|FileShifter|Mux15~0_combout ))))) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|FSM|sel[0]~0_combout ),
	.datac(!\U|DP|A_FF[0]~DUPLICATE_q ),
	.datad(!\U|DP|ALUModule|Add1~1_sumout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|FileShifter|Mux15~0_combout ),
	.datag(!\U|DP|ALUModule|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux15~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux15~0 .lut_mask = 64'h0A5F55550A5F0808;
defparam \U|DP|ALUModule|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N39
cyclonev_lcell_comb \U|DP|c[0]~feeder (
// Equation(s):
// \U|DP|c[0]~feeder_combout  = \U|DP|ALUModule|Mux15~0_combout 

	.dataa(!\U|DP|ALUModule|Mux15~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|c[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|c[0]~feeder .extended_lut = "off";
defparam \U|DP|c[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|c[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N40
dffeas \U|DP|c[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|c[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[0] .is_wysiwyg = "true";
defparam \U|DP|c[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N18
cyclonev_lcell_comb \U|DP|Mux15~0 (
// Equation(s):
// \U|DP|Mux15~0_combout  = ( \U|InstructionReg|Q [0] & ( (\U|DP|c [0]) # (\U|FSM|currentState.0010~q ) ) ) # ( !\U|InstructionReg|Q [0] & ( (!\U|FSM|currentState.0010~q  & \U|DP|c [0]) ) )

	.dataa(gnd),
	.datab(!\U|FSM|currentState.0010~q ),
	.datac(!\U|DP|c [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|InstructionReg|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux15~0 .extended_lut = "off";
defparam \U|DP|Mux15~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \U|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N28
dffeas \U|DP|REGFILE|reg0|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N44
dffeas \U|DP|REGFILE|reg1|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \U|DP|REGFILE|reg3|Q[0]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg3|Q[0]~feeder_combout  = \U|DP|Mux15~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg3|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[0]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg3|Q[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg3|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N37
dffeas \U|DP|REGFILE|reg3|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg3|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \U|DP|REGFILE|Mux15~1 (
// Equation(s):
// \U|DP|REGFILE|Mux15~1_combout  = ( \U|DP|REGFILE|reg1|Q [0] & ( \U|DP|REGFILE|reg3|Q [0] & ( ((\U|DP|REGFILE|reg0|Q [0] & !\U|Mux1~0_combout )) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [0] & ( \U|DP|REGFILE|reg3|Q [0] & ( (!\U|Mux2~0_combout 
//  & (\U|DP|REGFILE|reg0|Q [0] & !\U|Mux1~0_combout )) # (\U|Mux2~0_combout  & ((\U|Mux1~0_combout ))) ) ) ) # ( \U|DP|REGFILE|reg1|Q [0] & ( !\U|DP|REGFILE|reg3|Q [0] & ( (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg0|Q [0]) # (\U|Mux2~0_combout ))) ) ) ) # ( 
// !\U|DP|REGFILE|reg1|Q [0] & ( !\U|DP|REGFILE|reg3|Q [0] & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [0] & !\U|Mux1~0_combout )) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg0|Q [0]),
	.datac(gnd),
	.datad(!\U|Mux1~0_combout ),
	.datae(!\U|DP|REGFILE|reg1|Q [0]),
	.dataf(!\U|DP|REGFILE|reg3|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux15~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux15~1 .lut_mask = 64'h2200770022557755;
defparam \U|DP|REGFILE|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N23
dffeas \U|DP|REGFILE|reg2|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N7
dffeas \U|DP|REGFILE|reg4|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[0]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[0]~feeder_combout  = \U|DP|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|Mux15~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[0]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|REGFILE|reg6|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N32
dffeas \U|DP|REGFILE|reg6|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N50
dffeas \U|DP|REGFILE|reg5|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N28
dffeas \U|DP|REGFILE|reg7|Q[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[0] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \U|DP|REGFILE|Mux15~0 (
// Equation(s):
// \U|DP|REGFILE|Mux15~0_combout  = ( \U|DP|REGFILE|reg5|Q [0] & ( \U|DP|REGFILE|reg7|Q [0] & ( ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg4|Q [0])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg6|Q [0])))) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg5|Q 
// [0] & ( \U|DP|REGFILE|reg7|Q [0] & ( (!\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [0]))) # (\U|Mux1~0_combout  & (((\U|DP|REGFILE|reg6|Q [0])) # (\U|Mux2~0_combout ))) ) ) ) # ( \U|DP|REGFILE|reg5|Q [0] & ( !\U|DP|REGFILE|reg7|Q [0] 
// & ( (!\U|Mux1~0_combout  & (((\U|DP|REGFILE|reg4|Q [0])) # (\U|Mux2~0_combout ))) # (\U|Mux1~0_combout  & (!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg6|Q [0])))) ) ) ) # ( !\U|DP|REGFILE|reg5|Q [0] & ( !\U|DP|REGFILE|reg7|Q [0] & ( (!\U|Mux2~0_combout  & 
// ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg4|Q [0])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg6|Q [0]))))) ) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg4|Q [0]),
	.datad(!\U|DP|REGFILE|reg6|Q [0]),
	.datae(!\U|DP|REGFILE|reg5|Q [0]),
	.dataf(!\U|DP|REGFILE|reg7|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux15~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux15~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \U|DP|REGFILE|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \U|DP|REGFILE|Mux15~2 (
// Equation(s):
// \U|DP|REGFILE|Mux15~2_combout  = ( \U|DP|REGFILE|Mux15~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [0])) # (\U|DP|REGFILE|Mux15~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux15~0_combout  & ( (!\U|Mux0~0_combout 
//  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [0])) # (\U|DP|REGFILE|Mux15~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux15~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [0]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux15~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux15~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N31
dffeas \U|DP|B_FF[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[0] .is_wysiwyg = "true";
defparam \U|DP|B_FF[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N50
dffeas \U|DP|B_FF[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[2] .is_wysiwyg = "true";
defparam \U|DP|B_FF[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \U|DP|FileShifter|Mux14~0 (
// Equation(s):
// \U|DP|FileShifter|Mux14~0_combout  = ( \U|DP|B_FF [1] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q [3]) # ((\U|DP|B_FF [0])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [2])))) ) ) # ( !\U|DP|B_FF [1] & ( (!\U|InstructionReg|Q [4] & 
// (\U|InstructionReg|Q [3] & (\U|DP|B_FF [0]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [2])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [0]),
	.datad(!\U|DP|B_FF [2]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux14~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux14~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \U|DP|FileShifter|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \U|DP|ALUModule|Add1~5 (
// Equation(s):
// \U|DP|ALUModule|Add1~5_sumout  = SUM(( (\U|DP|A_FF [1] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux14~0_combout  ) + ( \U|DP|ALUModule|Add1~2  ))
// \U|DP|ALUModule|Add1~6  = CARRY(( (\U|DP|A_FF [1] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux14~0_combout  ) + ( \U|DP|ALUModule|Add1~2  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF [1]),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux14~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~5_sumout ),
	.cout(\U|DP|ALUModule|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~5 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~5 .lut_mask = 64'h000000FF000000F8;
defparam \U|DP|ALUModule|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N3
cyclonev_lcell_comb \U|DP|ALUModule|Add0~5 (
// Equation(s):
// \U|DP|ALUModule|Add0~5_sumout  = SUM(( \U|DP|FileShifter|Mux14~0_combout  ) + ( (\U|DP|A_FF [1] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~2  ))
// \U|DP|ALUModule|Add0~6  = CARRY(( \U|DP|FileShifter|Mux14~0_combout  ) + ( (\U|DP|A_FF [1] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~2  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux14~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [1]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~5_sumout ),
	.cout(\U|DP|ALUModule|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~5 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~5 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \U|DP|ALUModule|Mux14~0 (
// Equation(s):
// \U|DP|ALUModule|Mux14~0_combout  = ( !\U|InstructionReg|Q [12] & ( (((!\U|InstructionReg|Q [11] & ((\U|DP|ALUModule|Add0~5_sumout ))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~5_sumout )))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// ((!\U|DP|FileShifter|Mux14~0_combout  & (((\U|InstructionReg|Q [11])))) # (\U|DP|FileShifter|Mux14~0_combout  & (!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF [1] & !\U|InstructionReg|Q [11])))) ) )

	.dataa(!\U|DP|ALUModule|Add1~5_sumout ),
	.datab(!\U|DP|FileShifter|Mux14~0_combout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF [1]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|InstructionReg|Q [11]),
	.datag(!\U|DP|ALUModule|Add0~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux14~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux14~0 .lut_mask = 64'h0F0F00305555CCCC;
defparam \U|DP|ALUModule|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N1
dffeas \U|DP|c[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[1] .is_wysiwyg = "true";
defparam \U|DP|c[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N15
cyclonev_lcell_comb \U|DP|Mux14~0 (
// Equation(s):
// \U|DP|Mux14~0_combout  = ( \U|DP|c [1] & ( \U|InstructionReg|Q [1] ) ) # ( !\U|DP|c [1] & ( \U|InstructionReg|Q [1] & ( \U|FSM|currentState.0010~q  ) ) ) # ( \U|DP|c [1] & ( !\U|InstructionReg|Q [1] & ( !\U|FSM|currentState.0010~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|FSM|currentState.0010~q ),
	.datad(gnd),
	.datae(!\U|DP|c [1]),
	.dataf(!\U|InstructionReg|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux14~0 .extended_lut = "off";
defparam \U|DP|Mux14~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \U|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \U|DP|REGFILE|reg3|Q[1]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg3|Q[1]~feeder_combout  = ( \U|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg3|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[1]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg3|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg3|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N16
dffeas \U|DP|REGFILE|reg3|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N58
dffeas \U|DP|REGFILE|reg0|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N23
dffeas \U|DP|REGFILE|reg1|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \U|DP|REGFILE|Mux14~1 (
// Equation(s):
// \U|DP|REGFILE|Mux14~1_combout  = ( \U|DP|REGFILE|reg1|Q [1] & ( \U|Mux2~0_combout  & ( (!\U|Mux1~0_combout ) # (\U|DP|REGFILE|reg3|Q [1]) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [1] & ( \U|Mux2~0_combout  & ( (\U|DP|REGFILE|reg3|Q [1] & \U|Mux1~0_combout ) ) ) ) 
// # ( \U|DP|REGFILE|reg1|Q [1] & ( !\U|Mux2~0_combout  & ( (\U|DP|REGFILE|reg0|Q [1] & !\U|Mux1~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [1] & ( !\U|Mux2~0_combout  & ( (\U|DP|REGFILE|reg0|Q [1] & !\U|Mux1~0_combout ) ) ) )

	.dataa(!\U|DP|REGFILE|reg3|Q [1]),
	.datab(gnd),
	.datac(!\U|DP|REGFILE|reg0|Q [1]),
	.datad(!\U|Mux1~0_combout ),
	.datae(!\U|DP|REGFILE|reg1|Q [1]),
	.dataf(!\U|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux14~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux14~1 .lut_mask = 64'h0F000F000055FF55;
defparam \U|DP|REGFILE|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N20
dffeas \U|DP|REGFILE|reg2|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N1
dffeas \U|DP|REGFILE|reg4|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N19
dffeas \U|DP|REGFILE|reg5|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N50
dffeas \U|DP|REGFILE|reg7|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N28
dffeas \U|DP|REGFILE|reg6|Q[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[1] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \U|DP|REGFILE|Mux14~0 (
// Equation(s):
// \U|DP|REGFILE|Mux14~0_combout  = ( \U|DP|REGFILE|reg7|Q [1] & ( \U|DP|REGFILE|reg6|Q [1] & ( ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [1])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [1])))) # (\U|Mux1~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q 
// [1] & ( \U|DP|REGFILE|reg6|Q [1] & ( (!\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg4|Q [1])) # (\U|Mux1~0_combout ))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg5|Q [1])))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [1] & ( !\U|DP|REGFILE|reg6|Q 
// [1] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg4|Q [1]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [1])) # (\U|Mux1~0_combout ))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [1] & ( !\U|DP|REGFILE|reg6|Q [1] & ( (!\U|Mux1~0_combout  & 
// ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [1])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [1]))))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg4|Q [1]),
	.datad(!\U|DP|REGFILE|reg5|Q [1]),
	.datae(!\U|DP|REGFILE|reg7|Q [1]),
	.dataf(!\U|DP|REGFILE|reg6|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux14~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux14~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \U|DP|REGFILE|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \U|DP|REGFILE|Mux14~2 (
// Equation(s):
// \U|DP|REGFILE|Mux14~2_combout  = ( \U|DP|REGFILE|Mux14~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [1])) # (\U|DP|REGFILE|Mux14~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux14~0_combout  & ( (!\U|Mux0~0_combout 
//  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [1])) # (\U|DP|REGFILE|Mux14~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux14~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [1]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux14~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux14~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \U|DP|B_FF[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[1] .is_wysiwyg = "true";
defparam \U|DP|B_FF[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \U|DP|A_FF[3]~feeder (
// Equation(s):
// \U|DP|A_FF[3]~feeder_combout  = \U|DP|REGFILE|Mux12~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|REGFILE|Mux12~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[3]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|A_FF[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N55
dffeas \U|DP|A_FF[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[3] .is_wysiwyg = "true";
defparam \U|DP|A_FF[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N37
dffeas \U|DP|A_FF[6]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[6]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \U|DP|A_FF[7]~feeder (
// Equation(s):
// \U|DP|A_FF[7]~feeder_combout  = \U|DP|REGFILE|Mux8~2_combout 

	.dataa(gnd),
	.datab(!\U|DP|REGFILE|Mux8~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[7]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|A_FF[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N44
dffeas \U|DP|A_FF[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[7] .is_wysiwyg = "true";
defparam \U|DP|A_FF[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \U|DP|A_FF[11]~feeder (
// Equation(s):
// \U|DP|A_FF[11]~feeder_combout  = ( \U|DP|REGFILE|Mux4~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[11]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|A_FF[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N26
dffeas \U|DP|A_FF[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[11] .is_wysiwyg = "true";
defparam \U|DP|A_FF[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N57
cyclonev_lcell_comb \U|DP|FileShifter|Mux0~0 (
// Equation(s):
// \U|DP|FileShifter|Mux0~0_combout  = ( \U|DP|B_FF [14] & ( (!\U|InstructionReg|Q [3] & (!\U|InstructionReg|Q [4] & \U|DP|B_FF [15])) # (\U|InstructionReg|Q [3] & ((!\U|InstructionReg|Q [4]) # (\U|DP|B_FF [15]))) ) ) # ( !\U|DP|B_FF [14] & ( (\U|DP|B_FF 
// [15] & (!\U|InstructionReg|Q [3] $ (\U|InstructionReg|Q [4]))) ) )

	.dataa(!\U|InstructionReg|Q [3]),
	.datab(!\U|InstructionReg|Q [4]),
	.datac(gnd),
	.datad(!\U|DP|B_FF [15]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux0~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux0~0 .lut_mask = 64'h0099009944DD44DD;
defparam \U|DP|FileShifter|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N41
dffeas \U|DP|A_FF[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[15] .is_wysiwyg = "true";
defparam \U|DP|A_FF[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \U|DP|A_FF[14]~feeder (
// Equation(s):
// \U|DP|A_FF[14]~feeder_combout  = \U|DP|REGFILE|Mux1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|REGFILE|Mux1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[14]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|A_FF[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N20
dffeas \U|DP|A_FF[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[14] .is_wysiwyg = "true";
defparam \U|DP|A_FF[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N56
dffeas \U|DP|A_FF[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[13] .is_wysiwyg = "true";
defparam \U|DP|A_FF[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \U|DP|A_FF[12]~feeder (
// Equation(s):
// \U|DP|A_FF[12]~feeder_combout  = \U|DP|REGFILE|Mux3~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|REGFILE|Mux3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[12]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|A_FF[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N43
dffeas \U|DP|A_FF[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[12] .is_wysiwyg = "true";
defparam \U|DP|A_FF[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \U|DP|A_FF[10]~feeder (
// Equation(s):
// \U|DP|A_FF[10]~feeder_combout  = \U|DP|REGFILE|Mux5~2_combout 

	.dataa(gnd),
	.datab(!\U|DP|REGFILE|Mux5~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[10]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|A_FF[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N59
dffeas \U|DP|A_FF[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[10] .is_wysiwyg = "true";
defparam \U|DP|A_FF[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N59
dffeas \U|DP|A_FF[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[9] .is_wysiwyg = "true";
defparam \U|DP|A_FF[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \U|DP|A_FF[8]~feeder (
// Equation(s):
// \U|DP|A_FF[8]~feeder_combout  = \U|DP|REGFILE|Mux7~2_combout 

	.dataa(!\U|DP|REGFILE|Mux7~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[8]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|A_FF[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N46
dffeas \U|DP|A_FF[8]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[8]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N44
dffeas \U|DP|A_FF[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[5] .is_wysiwyg = "true";
defparam \U|DP|A_FF[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \U|DP|A_FF[4]~feeder (
// Equation(s):
// \U|DP|A_FF[4]~feeder_combout  = \U|DP|REGFILE|Mux11~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|REGFILE|Mux11~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_FF[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_FF[4]~feeder .extended_lut = "off";
defparam \U|DP|A_FF[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|A_FF[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N55
dffeas \U|DP|A_FF[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[4] .is_wysiwyg = "true";
defparam \U|DP|A_FF[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N56
dffeas \U|DP|A_FF[3]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[3]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N28
dffeas \U|DP|A_FF[2]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[2]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \U|DP|ALUModule|Add0~9 (
// Equation(s):
// \U|DP|ALUModule|Add0~9_sumout  = SUM(( \U|DP|FileShifter|Mux13~0_combout  ) + ( (\U|DP|A_FF[2]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~6  ))
// \U|DP|ALUModule|Add0~10  = CARRY(( \U|DP|FileShifter|Mux13~0_combout  ) + ( (\U|DP|A_FF[2]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~6  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~9_sumout ),
	.cout(\U|DP|ALUModule|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~9 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~9 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \U|DP|ALUModule|Add0~13 (
// Equation(s):
// \U|DP|ALUModule|Add0~13_sumout  = SUM(( \U|DP|FileShifter|Mux12~0_combout  ) + ( (\U|DP|A_FF[3]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~10  ))
// \U|DP|ALUModule|Add0~14  = CARRY(( \U|DP|FileShifter|Mux12~0_combout  ) + ( (\U|DP|A_FF[3]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~10  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~13_sumout ),
	.cout(\U|DP|ALUModule|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~13 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~13 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \U|DP|ALUModule|Add0~17 (
// Equation(s):
// \U|DP|ALUModule|Add0~17_sumout  = SUM(( \U|DP|FileShifter|Mux11~0_combout  ) + ( (\U|DP|A_FF [4] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~14  ))
// \U|DP|ALUModule|Add0~18  = CARRY(( \U|DP|FileShifter|Mux11~0_combout  ) + ( (\U|DP|A_FF [4] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~14  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [4]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~17_sumout ),
	.cout(\U|DP|ALUModule|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~17 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~17 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \U|DP|ALUModule|Add0~21 (
// Equation(s):
// \U|DP|ALUModule|Add0~21_sumout  = SUM(( \U|DP|FileShifter|Mux10~0_combout  ) + ( (\U|DP|A_FF [5] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~18  ))
// \U|DP|ALUModule|Add0~22  = CARRY(( \U|DP|FileShifter|Mux10~0_combout  ) + ( (\U|DP|A_FF [5] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~18  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [5]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~21_sumout ),
	.cout(\U|DP|ALUModule|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~21 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~21 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N18
cyclonev_lcell_comb \U|DP|ALUModule|Add0~25 (
// Equation(s):
// \U|DP|ALUModule|Add0~25_sumout  = SUM(( \U|DP|FileShifter|Mux9~0_combout  ) + ( (\U|DP|A_FF[6]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~22  ))
// \U|DP|ALUModule|Add0~26  = CARRY(( \U|DP|FileShifter|Mux9~0_combout  ) + ( (\U|DP|A_FF[6]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~22  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal4~0_combout ),
	.datad(!\U|DP|FileShifter|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~25_sumout ),
	.cout(\U|DP|ALUModule|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~25 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~25 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N21
cyclonev_lcell_comb \U|DP|ALUModule|Add0~29 (
// Equation(s):
// \U|DP|ALUModule|Add0~29_sumout  = SUM(( \U|DP|FileShifter|Mux8~0_combout  ) + ( (\U|DP|A_FF [7] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~26  ))
// \U|DP|ALUModule|Add0~30  = CARRY(( \U|DP|FileShifter|Mux8~0_combout  ) + ( (\U|DP|A_FF [7] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~26  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal4~0_combout ),
	.datad(!\U|DP|FileShifter|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [7]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~29_sumout ),
	.cout(\U|DP|ALUModule|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~29 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~29 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \U|DP|ALUModule|Add0~33 (
// Equation(s):
// \U|DP|ALUModule|Add0~33_sumout  = SUM(( \U|DP|FileShifter|Mux7~0_combout  ) + ( (\U|DP|A_FF[8]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~30  ))
// \U|DP|ALUModule|Add0~34  = CARRY(( \U|DP|FileShifter|Mux7~0_combout  ) + ( (\U|DP|A_FF[8]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~30  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~33_sumout ),
	.cout(\U|DP|ALUModule|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~33 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~33 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N27
cyclonev_lcell_comb \U|DP|ALUModule|Add0~37 (
// Equation(s):
// \U|DP|ALUModule|Add0~37_sumout  = SUM(( \U|DP|FileShifter|Mux6~0_combout  ) + ( (\U|DP|A_FF [9] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~34  ))
// \U|DP|ALUModule|Add0~38  = CARRY(( \U|DP|FileShifter|Mux6~0_combout  ) + ( (\U|DP|A_FF [9] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~34  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [9]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~37_sumout ),
	.cout(\U|DP|ALUModule|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~37 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~37 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N30
cyclonev_lcell_comb \U|DP|ALUModule|Add0~41 (
// Equation(s):
// \U|DP|ALUModule|Add0~41_sumout  = SUM(( \U|DP|FileShifter|Mux5~0_combout  ) + ( (\U|DP|A_FF [10] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~38  ))
// \U|DP|ALUModule|Add0~42  = CARRY(( \U|DP|FileShifter|Mux5~0_combout  ) + ( (\U|DP|A_FF [10] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~38  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [10]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~41_sumout ),
	.cout(\U|DP|ALUModule|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~41 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~41 .lut_mask = 64'h0000FF07000000FF;
defparam \U|DP|ALUModule|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N33
cyclonev_lcell_comb \U|DP|ALUModule|Add0~45 (
// Equation(s):
// \U|DP|ALUModule|Add0~45_sumout  = SUM(( \U|DP|FileShifter|Mux4~0_combout  ) + ( (\U|DP|A_FF [11] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~42  ))
// \U|DP|ALUModule|Add0~46  = CARRY(( \U|DP|FileShifter|Mux4~0_combout  ) + ( (\U|DP|A_FF [11] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add0~42  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [11]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~45_sumout ),
	.cout(\U|DP|ALUModule|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~45 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~45 .lut_mask = 64'h0000FF07000000FF;
defparam \U|DP|ALUModule|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \U|DP|ALUModule|Add0~49 (
// Equation(s):
// \U|DP|ALUModule|Add0~49_sumout  = SUM(( (\U|DP|A_FF [12] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|FileShifter|Mux3~0_combout  ) + ( \U|DP|ALUModule|Add0~46  ))
// \U|DP|ALUModule|Add0~50  = CARRY(( (\U|DP|A_FF [12] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|FileShifter|Mux3~0_combout  ) + ( \U|DP|ALUModule|Add0~46  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|A_FF [12]),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux3~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~49_sumout ),
	.cout(\U|DP|ALUModule|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~49 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~49 .lut_mask = 64'h0000FF00000000EC;
defparam \U|DP|ALUModule|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N39
cyclonev_lcell_comb \U|DP|ALUModule|Add0~53 (
// Equation(s):
// \U|DP|ALUModule|Add0~53_sumout  = SUM(( \U|DP|FileShifter|Mux2~0_combout  ) + ( (\U|DP|A_FF [13] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~50  ))
// \U|DP|ALUModule|Add0~54  = CARRY(( \U|DP|FileShifter|Mux2~0_combout  ) + ( (\U|DP|A_FF [13] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~50  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|currentState.0101~q ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [13]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~53_sumout ),
	.cout(\U|DP|ALUModule|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~53 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~53 .lut_mask = 64'h0000FF13000000FF;
defparam \U|DP|ALUModule|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N42
cyclonev_lcell_comb \U|DP|ALUModule|Add0~57 (
// Equation(s):
// \U|DP|ALUModule|Add0~57_sumout  = SUM(( (\U|DP|A_FF [14] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|FileShifter|Mux1~0_combout  ) + ( \U|DP|ALUModule|Add0~54  ))
// \U|DP|ALUModule|Add0~58  = CARRY(( (\U|DP|A_FF [14] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|FileShifter|Mux1~0_combout  ) + ( \U|DP|ALUModule|Add0~54  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF [14]),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux1~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~57_sumout ),
	.cout(\U|DP|ALUModule|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~57 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~57 .lut_mask = 64'h0000FF00000000F8;
defparam \U|DP|ALUModule|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N45
cyclonev_lcell_comb \U|DP|ALUModule|Add0~61 (
// Equation(s):
// \U|DP|ALUModule|Add0~61_sumout  = SUM(( \U|DP|FileShifter|Mux0~0_combout  ) + ( (\U|DP|A_FF [15] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add0~58  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [15]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add0~61 .extended_lut = "off";
defparam \U|DP|ALUModule|Add0~61 .lut_mask = 64'h0000FF07000000FF;
defparam \U|DP|ALUModule|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N24
cyclonev_lcell_comb \U|DP|A_in_ALU[15]~0 (
// Equation(s):
// \U|DP|A_in_ALU[15]~0_combout  = (!\U|FSM|sel[0]~0_combout  & \U|DP|A_FF [15])

	.dataa(gnd),
	.datab(!\U|FSM|sel[0]~0_combout ),
	.datac(!\U|DP|A_FF [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|A_in_ALU[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|A_in_ALU[15]~0 .extended_lut = "off";
defparam \U|DP|A_in_ALU[15]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \U|DP|A_in_ALU[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N25
dffeas \U|DP|A_FF[11]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[11]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|A_FF[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N47
dffeas \U|DP|A_FF[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|A_FF[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[8] .is_wysiwyg = "true";
defparam \U|DP|A_FF[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N9
cyclonev_lcell_comb \U|DP|ALUModule|Add1~9 (
// Equation(s):
// \U|DP|ALUModule|Add1~9_sumout  = SUM(( !\U|DP|FileShifter|Mux13~0_combout  ) + ( (\U|DP|A_FF[2]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~6  ))
// \U|DP|ALUModule|Add1~10  = CARRY(( !\U|DP|FileShifter|Mux13~0_combout  ) + ( (\U|DP|A_FF[2]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~6  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~9_sumout ),
	.cout(\U|DP|ALUModule|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~9 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~9 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N12
cyclonev_lcell_comb \U|DP|ALUModule|Add1~13 (
// Equation(s):
// \U|DP|ALUModule|Add1~13_sumout  = SUM(( (\U|DP|A_FF[3]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux12~0_combout  ) + ( \U|DP|ALUModule|Add1~10  ))
// \U|DP|ALUModule|Add1~14  = CARRY(( (\U|DP|A_FF[3]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux12~0_combout  ) + ( \U|DP|ALUModule|Add1~10  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux12~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~13_sumout ),
	.cout(\U|DP|ALUModule|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~13 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~13 .lut_mask = 64'h000000FF000000F8;
defparam \U|DP|ALUModule|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \U|DP|ALUModule|Add1~17 (
// Equation(s):
// \U|DP|ALUModule|Add1~17_sumout  = SUM(( !\U|DP|FileShifter|Mux11~0_combout  ) + ( (\U|DP|A_FF [4] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~14  ))
// \U|DP|ALUModule|Add1~18  = CARRY(( !\U|DP|FileShifter|Mux11~0_combout  ) + ( (\U|DP|A_FF [4] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~14  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux11~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [4]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~17_sumout ),
	.cout(\U|DP|ALUModule|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~17 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~17 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \U|DP|ALUModule|Add1~21 (
// Equation(s):
// \U|DP|ALUModule|Add1~21_sumout  = SUM(( !\U|DP|FileShifter|Mux10~0_combout  ) + ( (\U|DP|A_FF [5] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~18  ))
// \U|DP|ALUModule|Add1~22  = CARRY(( !\U|DP|FileShifter|Mux10~0_combout  ) + ( (\U|DP|A_FF [5] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~18  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux10~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [5]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~21_sumout ),
	.cout(\U|DP|ALUModule|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~21 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~21 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N21
cyclonev_lcell_comb \U|DP|ALUModule|Add1~25 (
// Equation(s):
// \U|DP|ALUModule|Add1~25_sumout  = SUM(( (\U|DP|A_FF[6]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux9~0_combout  ) + ( \U|DP|ALUModule|Add1~22  ))
// \U|DP|ALUModule|Add1~26  = CARRY(( (\U|DP|A_FF[6]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux9~0_combout  ) + ( \U|DP|ALUModule|Add1~22  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux9~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~25_sumout ),
	.cout(\U|DP|ALUModule|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~25 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~25 .lut_mask = 64'h000000FF000000F8;
defparam \U|DP|ALUModule|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N24
cyclonev_lcell_comb \U|DP|ALUModule|Add1~29 (
// Equation(s):
// \U|DP|ALUModule|Add1~29_sumout  = SUM(( (\U|DP|A_FF [7] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux8~0_combout  ) + ( \U|DP|ALUModule|Add1~26  ))
// \U|DP|ALUModule|Add1~30  = CARRY(( (\U|DP|A_FF [7] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux8~0_combout  ) + ( \U|DP|ALUModule|Add1~26  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF [7]),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux8~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~29_sumout ),
	.cout(\U|DP|ALUModule|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~29 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~29 .lut_mask = 64'h000000FF000000F8;
defparam \U|DP|ALUModule|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N27
cyclonev_lcell_comb \U|DP|ALUModule|Add1~33 (
// Equation(s):
// \U|DP|ALUModule|Add1~33_sumout  = SUM(( !\U|DP|FileShifter|Mux7~0_combout  ) + ( (\U|DP|A_FF [8] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~30  ))
// \U|DP|ALUModule|Add1~34  = CARRY(( !\U|DP|FileShifter|Mux7~0_combout  ) + ( (\U|DP|A_FF [8] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~30  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [8]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~33_sumout ),
	.cout(\U|DP|ALUModule|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~33 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~33 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \U|DP|ALUModule|Add1~37 (
// Equation(s):
// \U|DP|ALUModule|Add1~37_sumout  = SUM(( !\U|DP|FileShifter|Mux6~0_combout  ) + ( (\U|DP|A_FF [9] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~34  ))
// \U|DP|ALUModule|Add1~38  = CARRY(( !\U|DP|FileShifter|Mux6~0_combout  ) + ( (\U|DP|A_FF [9] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~34  ))

	.dataa(!\U|FSM|currentState.0101~q ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux6~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [9]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~37_sumout ),
	.cout(\U|DP|ALUModule|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~37 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~37 .lut_mask = 64'h0000FF150000FF00;
defparam \U|DP|ALUModule|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \U|DP|ALUModule|Add1~41 (
// Equation(s):
// \U|DP|ALUModule|Add1~41_sumout  = SUM(( !\U|DP|FileShifter|Mux5~0_combout  ) + ( (\U|DP|A_FF [10] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~38  ))
// \U|DP|ALUModule|Add1~42  = CARRY(( !\U|DP|FileShifter|Mux5~0_combout  ) + ( (\U|DP|A_FF [10] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~38  ))

	.dataa(!\U|FSM|currentState.0101~q ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|Equal0~0_combout ),
	.datad(!\U|DP|FileShifter|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [10]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~41_sumout ),
	.cout(\U|DP|ALUModule|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~41 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~41 .lut_mask = 64'h0000FF150000FF00;
defparam \U|DP|ALUModule|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \U|DP|ALUModule|Add1~45 (
// Equation(s):
// \U|DP|ALUModule|Add1~45_sumout  = SUM(( !\U|DP|FileShifter|Mux4~0_combout  ) + ( (\U|DP|A_FF[11]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add1~42  ))
// \U|DP|ALUModule|Add1~46  = CARRY(( !\U|DP|FileShifter|Mux4~0_combout  ) + ( (\U|DP|A_FF[11]~DUPLICATE_q  & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add1~42  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~45_sumout ),
	.cout(\U|DP|ALUModule|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~45 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~45 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \U|DP|ALUModule|Add1~49 (
// Equation(s):
// \U|DP|ALUModule|Add1~49_sumout  = SUM(( !\U|DP|FileShifter|Mux3~0_combout  ) + ( (\U|DP|A_FF [12] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add1~46  ))
// \U|DP|ALUModule|Add1~50  = CARRY(( !\U|DP|FileShifter|Mux3~0_combout  ) + ( (\U|DP|A_FF [12] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add1~46  ))

	.dataa(!\U|FSM|Equal0~0_combout ),
	.datab(!\U|FSM|Equal4~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [12]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~49_sumout ),
	.cout(\U|DP|ALUModule|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~49 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~49 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \U|DP|ALUModule|Add1~53 (
// Equation(s):
// \U|DP|ALUModule|Add1~53_sumout  = SUM(( !\U|DP|FileShifter|Mux2~0_combout  ) + ( (\U|DP|A_FF [13] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~50  ))
// \U|DP|ALUModule|Add1~54  = CARRY(( !\U|DP|FileShifter|Mux2~0_combout  ) + ( (\U|DP|A_FF [13] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( \U|DP|ALUModule|Add1~50  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|FileShifter|Mux2~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [13]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~53_sumout ),
	.cout(\U|DP|ALUModule|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~53 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~53 .lut_mask = 64'h0000FF070000FF00;
defparam \U|DP|ALUModule|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N45
cyclonev_lcell_comb \U|DP|ALUModule|Add1~57 (
// Equation(s):
// \U|DP|ALUModule|Add1~57_sumout  = SUM(( (\U|DP|A_FF [14] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux1~0_combout  ) + ( \U|DP|ALUModule|Add1~54  ))
// \U|DP|ALUModule|Add1~58  = CARRY(( (\U|DP|A_FF [14] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal4~0_combout  & !\U|FSM|Equal0~0_combout )))) ) + ( !\U|DP|FileShifter|Mux1~0_combout  ) + ( \U|DP|ALUModule|Add1~54  ))

	.dataa(!\U|FSM|Equal4~0_combout ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|currentState.0101~q ),
	.datad(!\U|DP|A_FF [14]),
	.datae(gnd),
	.dataf(!\U|DP|FileShifter|Mux1~0_combout ),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~57_sumout ),
	.cout(\U|DP|ALUModule|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~57 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~57 .lut_mask = 64'h000000FF000000F8;
defparam \U|DP|ALUModule|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N48
cyclonev_lcell_comb \U|DP|ALUModule|Add1~61 (
// Equation(s):
// \U|DP|ALUModule|Add1~61_sumout  = SUM(( !\U|DP|FileShifter|Mux0~0_combout  ) + ( (\U|DP|A_FF [15] & ((!\U|FSM|currentState.0101~q ) # ((!\U|FSM|Equal0~0_combout  & !\U|FSM|Equal4~0_combout )))) ) + ( \U|DP|ALUModule|Add1~58  ))

	.dataa(!\U|FSM|currentState.0101~q ),
	.datab(!\U|FSM|Equal0~0_combout ),
	.datac(!\U|FSM|Equal4~0_combout ),
	.datad(!\U|DP|FileShifter|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|A_FF [15]),
	.datag(gnd),
	.cin(\U|DP|ALUModule|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\U|DP|ALUModule|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Add1~61 .extended_lut = "off";
defparam \U|DP|ALUModule|Add1~61 .lut_mask = 64'h0000FF150000FF00;
defparam \U|DP|ALUModule|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N42
cyclonev_lcell_comb \U|DP|ALUModule|Mux0~0 (
// Equation(s):
// \U|DP|ALUModule|Mux0~0_combout  = ( \U|DP|ALUModule|Add1~61_sumout  & ( \U|DP|FileShifter|Mux0~0_combout  & ( (!\U|InstructionReg|Q [12] & (((\U|InstructionReg|Q [11])) # (\U|DP|ALUModule|Add0~61_sumout ))) # (\U|InstructionReg|Q [12] & 
// (((\U|DP|A_in_ALU[15]~0_combout  & !\U|InstructionReg|Q [11])))) ) ) ) # ( !\U|DP|ALUModule|Add1~61_sumout  & ( \U|DP|FileShifter|Mux0~0_combout  & ( (!\U|InstructionReg|Q [11] & ((!\U|InstructionReg|Q [12] & (\U|DP|ALUModule|Add0~61_sumout )) # 
// (\U|InstructionReg|Q [12] & ((\U|DP|A_in_ALU[15]~0_combout ))))) ) ) ) # ( \U|DP|ALUModule|Add1~61_sumout  & ( !\U|DP|FileShifter|Mux0~0_combout  & ( ((\U|DP|ALUModule|Add0~61_sumout  & !\U|InstructionReg|Q [12])) # (\U|InstructionReg|Q [11]) ) ) ) # ( 
// !\U|DP|ALUModule|Add1~61_sumout  & ( !\U|DP|FileShifter|Mux0~0_combout  & ( (!\U|InstructionReg|Q [12] & (\U|DP|ALUModule|Add0~61_sumout  & !\U|InstructionReg|Q [11])) # (\U|InstructionReg|Q [12] & ((\U|InstructionReg|Q [11]))) ) ) )

	.dataa(!\U|DP|ALUModule|Add0~61_sumout ),
	.datab(!\U|DP|A_in_ALU[15]~0_combout ),
	.datac(!\U|InstructionReg|Q [12]),
	.datad(!\U|InstructionReg|Q [11]),
	.datae(!\U|DP|ALUModule|Add1~61_sumout ),
	.dataf(!\U|DP|FileShifter|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux0~0 .extended_lut = "off";
defparam \U|DP|ALUModule|Mux0~0 .lut_mask = 64'h500F50FF530053F0;
defparam \U|DP|ALUModule|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N26
dffeas \U|DP|c[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[15] .is_wysiwyg = "true";
defparam \U|DP|c[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N27
cyclonev_lcell_comb \U|DP|Mux0~0 (
// Equation(s):
// \U|DP|Mux0~0_combout  = ( \U|InstructionReg|Q [7] & ( (\U|DP|c [15]) # (\U|FSM|currentState.0010~q ) ) ) # ( !\U|InstructionReg|Q [7] & ( (!\U|FSM|currentState.0010~q  & \U|DP|c [15]) ) )

	.dataa(!\U|FSM|currentState.0010~q ),
	.datab(gnd),
	.datac(!\U|DP|c [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|InstructionReg|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux0~0 .extended_lut = "off";
defparam \U|DP|Mux0~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \U|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N47
dffeas \U|DP|REGFILE|reg3|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N59
dffeas \U|DP|REGFILE|reg1|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N26
dffeas \U|DP|REGFILE|reg0|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N0
cyclonev_lcell_comb \U|DP|REGFILE|Mux0~1 (
// Equation(s):
// \U|DP|REGFILE|Mux0~1_combout  = ( \U|DP|REGFILE|reg0|Q [15] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout )) # (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [15]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [15])))) ) ) # ( 
// !\U|DP|REGFILE|reg0|Q [15] & ( (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [15]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [15])))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg3|Q [15]),
	.datad(!\U|DP|REGFILE|reg1|Q [15]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg0|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux0~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux0~1 .lut_mask = 64'h0145014589CD89CD;
defparam \U|DP|REGFILE|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N32
dffeas \U|DP|REGFILE|reg2|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N52
dffeas \U|DP|REGFILE|reg4|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[15]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[15]~feeder_combout  = ( \U|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[15]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg5|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N22
dffeas \U|DP|REGFILE|reg5|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N2
dffeas \U|DP|REGFILE|reg7|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[15]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[15]~feeder_combout  = ( \U|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[15]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg6|Q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N34
dffeas \U|DP|REGFILE|reg6|Q[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[15] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \U|DP|REGFILE|Mux0~0 (
// Equation(s):
// \U|DP|REGFILE|Mux0~0_combout  = ( \U|DP|REGFILE|reg7|Q [15] & ( \U|DP|REGFILE|reg6|Q [15] & ( ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [15])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [15])))) # (\U|Mux1~0_combout ) ) ) ) # ( 
// !\U|DP|REGFILE|reg7|Q [15] & ( \U|DP|REGFILE|reg6|Q [15] & ( (!\U|Mux2~0_combout  & (((\U|Mux1~0_combout )) # (\U|DP|REGFILE|reg4|Q [15]))) # (\U|Mux2~0_combout  & (((!\U|Mux1~0_combout  & \U|DP|REGFILE|reg5|Q [15])))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [15] 
// & ( !\U|DP|REGFILE|reg6|Q [15] & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [15] & (!\U|Mux1~0_combout ))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [15]) # (\U|Mux1~0_combout )))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [15] & ( !\U|DP|REGFILE|reg6|Q 
// [15] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [15])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [15]))))) ) ) )

	.dataa(!\U|DP|REGFILE|reg4|Q [15]),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|Mux1~0_combout ),
	.datad(!\U|DP|REGFILE|reg5|Q [15]),
	.datae(!\U|DP|REGFILE|reg7|Q [15]),
	.dataf(!\U|DP|REGFILE|reg6|Q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux0~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux0~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \U|DP|REGFILE|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \U|DP|REGFILE|Mux0~2 (
// Equation(s):
// \U|DP|REGFILE|Mux0~2_combout  = ( \U|DP|REGFILE|reg2|Q [15] & ( \U|DP|REGFILE|Mux0~0_combout  & ( ((\U|Mux0~0_combout ) # (\U|DP|REGFILE|Mux10~0_combout )) # (\U|DP|REGFILE|Mux0~1_combout ) ) ) ) # ( !\U|DP|REGFILE|reg2|Q [15] & ( 
// \U|DP|REGFILE|Mux0~0_combout  & ( (\U|Mux0~0_combout ) # (\U|DP|REGFILE|Mux0~1_combout ) ) ) ) # ( \U|DP|REGFILE|reg2|Q [15] & ( !\U|DP|REGFILE|Mux0~0_combout  & ( (!\U|Mux0~0_combout  & ((\U|DP|REGFILE|Mux10~0_combout ) # (\U|DP|REGFILE|Mux0~1_combout 
// ))) ) ) ) # ( !\U|DP|REGFILE|reg2|Q [15] & ( !\U|DP|REGFILE|Mux0~0_combout  & ( (\U|DP|REGFILE|Mux0~1_combout  & !\U|Mux0~0_combout ) ) ) )

	.dataa(!\U|DP|REGFILE|Mux0~1_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\U|DP|REGFILE|reg2|Q [15]),
	.dataf(!\U|DP|REGFILE|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux0~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux0~2 .lut_mask = 64'h505070705F5F7F7F;
defparam \U|DP|REGFILE|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N29
dffeas \U|DP|B_FF[15] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[15] .is_wysiwyg = "true";
defparam \U|DP|B_FF[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \U|DP|FileShifter|Mux1~0 (
// Equation(s):
// \U|DP|FileShifter|Mux1~0_combout  = ( \U|DP|B_FF [13] & ( (!\U|InstructionReg|Q [4] & (((\U|DP|B_FF [14])) # (\U|InstructionReg|Q [3]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [15])))) ) ) # ( !\U|DP|B_FF [13] & ( (!\U|InstructionReg|Q [4] & 
// (!\U|InstructionReg|Q [3] & ((\U|DP|B_FF [14])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [15])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [15]),
	.datad(!\U|DP|B_FF [14]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux1~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux1~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \U|DP|FileShifter|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N42
cyclonev_lcell_comb \U|DP|ALUModule|Mux1~0 (
// Equation(s):
// \U|DP|ALUModule|Mux1~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~57_sumout )))) # (\U|InstructionReg|Q [11] & ((((\U|DP|ALUModule|Add1~57_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (\U|DP|FileShifter|Mux1~0_combout  & (!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF [14])))) # (\U|InstructionReg|Q [11] & (!\U|DP|FileShifter|Mux1~0_combout )) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|DP|FileShifter|Mux1~0_combout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF [14]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|ALUModule|Add1~57_sumout ),
	.datag(!\U|DP|ALUModule|Add0~57_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux1~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux1~0 .lut_mask = 64'h0A0A44645F5F4464;
defparam \U|DP|ALUModule|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N19
dffeas \U|DP|c[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[14] .is_wysiwyg = "true";
defparam \U|DP|c[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N45
cyclonev_lcell_comb \U|DP|Mux1~0 (
// Equation(s):
// \U|DP|Mux1~0_combout  = ( \U|InstructionReg|Q [7] & ( (\U|FSM|currentState.0010~q ) # (\U|DP|c [14]) ) ) # ( !\U|InstructionReg|Q [7] & ( (\U|DP|c [14] & !\U|FSM|currentState.0010~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|c [14]),
	.datad(!\U|FSM|currentState.0010~q ),
	.datae(gnd),
	.dataf(!\U|InstructionReg|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux1~0 .extended_lut = "off";
defparam \U|DP|Mux1~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \U|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N5
dffeas \U|DP|REGFILE|reg6|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N31
dffeas \U|DP|REGFILE|reg4|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N8
dffeas \U|DP|REGFILE|reg7|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N53
dffeas \U|DP|REGFILE|reg5|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \U|DP|REGFILE|Mux1~0 (
// Equation(s):
// \U|DP|REGFILE|Mux1~0_combout  = ( \U|DP|REGFILE|reg7|Q [14] & ( \U|DP|REGFILE|reg5|Q [14] & ( ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg4|Q [14]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [14]))) # (\U|Mux2~0_combout ) ) ) ) # ( 
// !\U|DP|REGFILE|reg7|Q [14] & ( \U|DP|REGFILE|reg5|Q [14] & ( (!\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg4|Q [14]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [14])))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout )) ) ) ) # ( 
// \U|DP|REGFILE|reg7|Q [14] & ( !\U|DP|REGFILE|reg5|Q [14] & ( (!\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg4|Q [14]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [14])))) # (\U|Mux2~0_combout  & (\U|Mux1~0_combout )) ) ) ) # ( 
// !\U|DP|REGFILE|reg7|Q [14] & ( !\U|DP|REGFILE|reg5|Q [14] & ( (!\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg4|Q [14]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg6|Q [14])))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg6|Q [14]),
	.datad(!\U|DP|REGFILE|reg4|Q [14]),
	.datae(!\U|DP|REGFILE|reg7|Q [14]),
	.dataf(!\U|DP|REGFILE|reg5|Q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux1~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux1~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \U|DP|REGFILE|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N44
dffeas \U|DP|REGFILE|reg3|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N50
dffeas \U|DP|REGFILE|reg0|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N56
dffeas \U|DP|REGFILE|reg1|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \U|DP|REGFILE|Mux1~1 (
// Equation(s):
// \U|DP|REGFILE|Mux1~1_combout  = ( \U|DP|REGFILE|reg1|Q [14] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg3|Q [14] & \U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [14] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg3|Q [14] & \U|Mux2~0_combout ) ) ) ) 
// # ( \U|DP|REGFILE|reg1|Q [14] & ( !\U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg0|Q [14]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [14] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg0|Q [14]) ) ) )

	.dataa(!\U|DP|REGFILE|reg3|Q [14]),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [14]),
	.datad(gnd),
	.datae(!\U|DP|REGFILE|reg1|Q [14]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux1~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux1~1 .lut_mask = 64'h0C0C3F3F11111111;
defparam \U|DP|REGFILE|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N47
dffeas \U|DP|REGFILE|reg2|Q[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[14] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N45
cyclonev_lcell_comb \U|DP|REGFILE|Mux1~2 (
// Equation(s):
// \U|DP|REGFILE|Mux1~2_combout  = ( \U|DP|REGFILE|reg2|Q [14] & ( \U|Mux0~0_combout  & ( \U|DP|REGFILE|Mux1~0_combout  ) ) ) # ( !\U|DP|REGFILE|reg2|Q [14] & ( \U|Mux0~0_combout  & ( \U|DP|REGFILE|Mux1~0_combout  ) ) ) # ( \U|DP|REGFILE|reg2|Q [14] & ( 
// !\U|Mux0~0_combout  & ( (\U|DP|REGFILE|Mux10~0_combout ) # (\U|DP|REGFILE|Mux1~1_combout ) ) ) ) # ( !\U|DP|REGFILE|reg2|Q [14] & ( !\U|Mux0~0_combout  & ( \U|DP|REGFILE|Mux1~1_combout  ) ) )

	.dataa(!\U|DP|REGFILE|Mux1~0_combout ),
	.datab(!\U|DP|REGFILE|Mux1~1_combout ),
	.datac(gnd),
	.datad(!\U|DP|REGFILE|Mux10~0_combout ),
	.datae(!\U|DP|REGFILE|reg2|Q [14]),
	.dataf(!\U|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux1~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux1~2 .lut_mask = 64'h333333FF55555555;
defparam \U|DP|REGFILE|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N14
dffeas \U|DP|B_FF[14] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[14] .is_wysiwyg = "true";
defparam \U|DP|B_FF[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \U|DP|FileShifter|Mux2~0 (
// Equation(s):
// \U|DP|FileShifter|Mux2~0_combout  = ( \U|DP|B_FF [12] & ( (!\U|InstructionReg|Q [4] & (((\U|DP|B_FF [13])) # (\U|InstructionReg|Q [3]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [14])))) ) ) # ( !\U|DP|B_FF [12] & ( (!\U|InstructionReg|Q [4] & 
// (!\U|InstructionReg|Q [3] & ((\U|DP|B_FF [13])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [14])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [14]),
	.datad(!\U|DP|B_FF [13]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux2~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux2~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \U|DP|FileShifter|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N54
cyclonev_lcell_comb \U|DP|ALUModule|Mux2~0 (
// Equation(s):
// \U|DP|ALUModule|Mux2~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~53_sumout )))) # (\U|InstructionReg|Q [11] & ((((\U|DP|ALUModule|Add1~53_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (\U|DP|FileShifter|Mux2~0_combout  & (!\U|FSM|sel[0]~0_combout  & ((\U|DP|A_FF [13]))))) # (\U|InstructionReg|Q [11] & (!\U|DP|FileShifter|Mux2~0_combout )) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|DP|FileShifter|Mux2~0_combout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|ALUModule|Add1~53_sumout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|A_FF [13]),
	.datag(!\U|DP|ALUModule|Add0~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux2~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux2~0 .lut_mask = 64'h0A5F44440A5F6464;
defparam \U|DP|ALUModule|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N22
dffeas \U|DP|c[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[13] .is_wysiwyg = "true";
defparam \U|DP|c[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N42
cyclonev_lcell_comb \U|DP|Mux2~0 (
// Equation(s):
// \U|DP|Mux2~0_combout  = ( \U|DP|c [13] & ( (!\U|FSM|currentState.0010~q ) # (\U|InstructionReg|Q [7]) ) ) # ( !\U|DP|c [13] & ( (\U|InstructionReg|Q [7] & \U|FSM|currentState.0010~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|InstructionReg|Q [7]),
	.datad(!\U|FSM|currentState.0010~q ),
	.datae(gnd),
	.dataf(!\U|DP|c [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux2~0 .extended_lut = "off";
defparam \U|DP|Mux2~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \U|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N25
dffeas \U|DP|REGFILE|reg5|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N17
dffeas \U|DP|REGFILE|reg4|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N19
dffeas \U|DP|REGFILE|reg7|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N53
dffeas \U|DP|REGFILE|reg6|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N48
cyclonev_lcell_comb \U|DP|REGFILE|Mux2~0 (
// Equation(s):
// \U|DP|REGFILE|Mux2~0_combout  = ( \U|DP|REGFILE|reg7|Q [13] & ( \U|DP|REGFILE|reg6|Q [13] & ( ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [13]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [13]))) # (\U|Mux1~0_combout ) ) ) ) # ( 
// !\U|DP|REGFILE|reg7|Q [13] & ( \U|DP|REGFILE|reg6|Q [13] & ( (!\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg4|Q [13])) # (\U|Mux1~0_combout ))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg5|Q [13]))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [13] & 
// ( !\U|DP|REGFILE|reg6|Q [13] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg4|Q [13])))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [13])) # (\U|Mux1~0_combout ))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [13] & ( !\U|DP|REGFILE|reg6|Q 
// [13] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [13]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [13])))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg5|Q [13]),
	.datad(!\U|DP|REGFILE|reg4|Q [13]),
	.datae(!\U|DP|REGFILE|reg7|Q [13]),
	.dataf(!\U|DP|REGFILE|reg6|Q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux2~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux2~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \U|DP|REGFILE|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N44
dffeas \U|DP|REGFILE|reg2|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N29
dffeas \U|DP|REGFILE|reg0|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \U|DP|REGFILE|reg3|Q[13]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg3|Q[13]~feeder_combout  = ( \U|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg3|Q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[13]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg3|Q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg3|Q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N53
dffeas \U|DP|REGFILE|reg3|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg3|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N23
dffeas \U|DP|REGFILE|reg1|Q[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[13] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N21
cyclonev_lcell_comb \U|DP|REGFILE|Mux2~1 (
// Equation(s):
// \U|DP|REGFILE|Mux2~1_combout  = ( \U|DP|REGFILE|reg1|Q [13] & ( \U|Mux1~0_combout  & ( (\U|Mux2~0_combout  & \U|DP|REGFILE|reg3|Q [13]) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [13] & ( \U|Mux1~0_combout  & ( (\U|Mux2~0_combout  & \U|DP|REGFILE|reg3|Q [13]) ) ) ) 
// # ( \U|DP|REGFILE|reg1|Q [13] & ( !\U|Mux1~0_combout  & ( (\U|Mux2~0_combout ) # (\U|DP|REGFILE|reg0|Q [13]) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [13] & ( !\U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg0|Q [13] & !\U|Mux2~0_combout ) ) ) )

	.dataa(!\U|DP|REGFILE|reg0|Q [13]),
	.datab(!\U|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\U|DP|REGFILE|reg3|Q [13]),
	.datae(!\U|DP|REGFILE|reg1|Q [13]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux2~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux2~1 .lut_mask = 64'h4444777700330033;
defparam \U|DP|REGFILE|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \U|DP|REGFILE|Mux2~2 (
// Equation(s):
// \U|DP|REGFILE|Mux2~2_combout  = ( \U|DP|REGFILE|Mux2~1_combout  & ( (!\U|Mux0~0_combout ) # (\U|DP|REGFILE|Mux2~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux2~1_combout  & ( (!\U|Mux0~0_combout  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [13])))) 
// # (\U|Mux0~0_combout  & (\U|DP|REGFILE|Mux2~0_combout )) ) )

	.dataa(!\U|DP|REGFILE|Mux2~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux10~0_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [13]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux2~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux2~2 .lut_mask = 64'h111D111DDDDDDDDD;
defparam \U|DP|REGFILE|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N41
dffeas \U|DP|B_FF[13] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[13] .is_wysiwyg = "true";
defparam \U|DP|B_FF[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \U|DP|FileShifter|Mux3~0 (
// Equation(s):
// \U|DP|FileShifter|Mux3~0_combout  = ( \U|DP|B_FF [11] & ( (!\U|InstructionReg|Q [4] & (((\U|DP|B_FF [12])) # (\U|InstructionReg|Q [3]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [13])))) ) ) # ( !\U|DP|B_FF [11] & ( (!\U|InstructionReg|Q [4] & 
// (!\U|InstructionReg|Q [3] & ((\U|DP|B_FF [12])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [13])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [13]),
	.datad(!\U|DP|B_FF [12]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux3~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux3~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \U|DP|FileShifter|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \U|DP|ALUModule|Mux3~0 (
// Equation(s):
// \U|DP|ALUModule|Mux3~0_combout  = ( !\U|InstructionReg|Q [12] & ( (((!\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add0~49_sumout )) # (\U|InstructionReg|Q [11] & ((\U|DP|ALUModule|Add1~49_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|DP|FileShifter|Mux3~0_combout  & ((((\U|InstructionReg|Q [11]))))) # (\U|DP|FileShifter|Mux3~0_combout  & (\U|DP|A_FF [12] & (!\U|FSM|sel[0]~0_combout  & (!\U|InstructionReg|Q [11])))) ) )

	.dataa(!\U|DP|FileShifter|Mux3~0_combout ),
	.datab(!\U|DP|A_FF [12]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|InstructionReg|Q [11]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|ALUModule|Add1~49_sumout ),
	.datag(!\U|DP|ALUModule|Add0~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux3~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux3~0 .lut_mask = 64'h0F0010AA0FFF10AA;
defparam \U|DP|ALUModule|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N44
dffeas \U|DP|c[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[12] .is_wysiwyg = "true";
defparam \U|DP|c[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N6
cyclonev_lcell_comb \U|DP|Mux3~0 (
// Equation(s):
// \U|DP|Mux3~0_combout  = ( \U|DP|c [12] & ( (!\U|FSM|currentState.0010~q ) # (\U|InstructionReg|Q [7]) ) ) # ( !\U|DP|c [12] & ( (\U|InstructionReg|Q [7] & \U|FSM|currentState.0010~q ) ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [7]),
	.datac(!\U|FSM|currentState.0010~q ),
	.datad(gnd),
	.datae(!\U|DP|c [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux3~0 .extended_lut = "off";
defparam \U|DP|Mux3~0 .lut_mask = 64'h0303F3F30303F3F3;
defparam \U|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N42
cyclonev_lcell_comb \U|DP|REGFILE|reg0|Q[12]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg0|Q[12]~feeder_combout  = ( \U|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg0|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[12]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg0|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg0|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N43
dffeas \U|DP|REGFILE|reg0|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg0|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N29
dffeas \U|DP|REGFILE|reg1|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \U|DP|REGFILE|reg3|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \U|DP|REGFILE|Mux3~1 (
// Equation(s):
// \U|DP|REGFILE|Mux3~1_combout  = ( \U|DP|REGFILE|reg3|Q [12] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [12])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [12]))))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout )) ) ) # ( 
// !\U|DP|REGFILE|reg3|Q [12] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [12])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [12]))))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [12]),
	.datad(!\U|DP|REGFILE|reg1|Q [12]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux3~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux3~1 .lut_mask = 64'h082A082A193B193B;
defparam \U|DP|REGFILE|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N41
dffeas \U|DP|REGFILE|reg2|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N1
dffeas \U|DP|REGFILE|reg4|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N20
dffeas \U|DP|REGFILE|reg5|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N44
dffeas \U|DP|REGFILE|reg7|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[12]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[12]~feeder_combout  = ( \U|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[12]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg6|Q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N50
dffeas \U|DP|REGFILE|reg6|Q[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[12] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \U|DP|REGFILE|Mux3~0 (
// Equation(s):
// \U|DP|REGFILE|Mux3~0_combout  = ( \U|DP|REGFILE|reg7|Q [12] & ( \U|DP|REGFILE|reg6|Q [12] & ( ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [12])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [12])))) # (\U|Mux1~0_combout ) ) ) ) # ( 
// !\U|DP|REGFILE|reg7|Q [12] & ( \U|DP|REGFILE|reg6|Q [12] & ( (!\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg4|Q [12])) # (\U|Mux1~0_combout ))) # (\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg5|Q [12])))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [12] 
// & ( !\U|DP|REGFILE|reg6|Q [12] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg4|Q [12]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg5|Q [12])) # (\U|Mux1~0_combout ))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [12] & ( !\U|DP|REGFILE|reg6|Q 
// [12] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [12])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [12]))))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg4|Q [12]),
	.datad(!\U|DP|REGFILE|reg5|Q [12]),
	.datae(!\U|DP|REGFILE|reg7|Q [12]),
	.dataf(!\U|DP|REGFILE|reg6|Q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux3~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux3~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \U|DP|REGFILE|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \U|DP|REGFILE|Mux3~2 (
// Equation(s):
// \U|DP|REGFILE|Mux3~2_combout  = ( \U|DP|REGFILE|Mux3~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [12])) # (\U|DP|REGFILE|Mux3~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux3~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [12])) # (\U|DP|REGFILE|Mux3~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux3~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [12]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux3~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux3~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \U|DP|B_FF[12] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[12] .is_wysiwyg = "true";
defparam \U|DP|B_FF[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \U|DP|FileShifter|Mux4~0 (
// Equation(s):
// \U|DP|FileShifter|Mux4~0_combout  = ( \U|DP|B_FF [11] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q [3]) # ((\U|DP|B_FF [10])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [12])))) ) ) # ( !\U|DP|B_FF [11] & ( (!\U|InstructionReg|Q [4] & 
// (\U|InstructionReg|Q [3] & (\U|DP|B_FF [10]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [12])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [10]),
	.datad(!\U|DP|B_FF [12]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux4~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux4~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \U|DP|FileShifter|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N6
cyclonev_lcell_comb \U|DP|ALUModule|Mux4~0 (
// Equation(s):
// \U|DP|ALUModule|Mux4~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~45_sumout )))) # (\U|InstructionReg|Q [11] & ((((\U|DP|ALUModule|Add1~45_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (\U|DP|A_FF [11] & (!\U|FSM|sel[0]~0_combout  & (\U|DP|FileShifter|Mux4~0_combout )))) # (\U|InstructionReg|Q [11] & ((((!\U|DP|FileShifter|Mux4~0_combout ))))) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|DP|A_FF [11]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|FileShifter|Mux4~0_combout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|ALUModule|Add1~45_sumout ),
	.datag(!\U|DP|ALUModule|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux4~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux4~0 .lut_mask = 64'h0A0A55205F5F5520;
defparam \U|DP|ALUModule|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N14
dffeas \U|DP|c[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[11] .is_wysiwyg = "true";
defparam \U|DP|c[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \U|DP|Mux4~0 (
// Equation(s):
// \U|DP|Mux4~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [7] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|DP|c [11] ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [7]),
	.datac(gnd),
	.datad(!\U|DP|c [11]),
	.datae(gnd),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux4~0 .extended_lut = "off";
defparam \U|DP|Mux4~0 .lut_mask = 64'h00FF00FF33333333;
defparam \U|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N0
cyclonev_lcell_comb \U|DP|REGFILE|reg0|Q[11]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg0|Q[11]~feeder_combout  = \U|DP|Mux4~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg0|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[11]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg0|Q[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg0|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N1
dffeas \U|DP|REGFILE|reg0|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N26
dffeas \U|DP|REGFILE|reg1|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N8
dffeas \U|DP|REGFILE|reg3|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \U|DP|REGFILE|Mux4~1 (
// Equation(s):
// \U|DP|REGFILE|Mux4~1_combout  = ( \U|DP|REGFILE|reg3|Q [11] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [11])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [11]))))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout )) ) ) # ( 
// !\U|DP|REGFILE|reg3|Q [11] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [11])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [11]))))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [11]),
	.datad(!\U|DP|REGFILE|reg1|Q [11]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux4~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux4~1 .lut_mask = 64'h082A082A193B193B;
defparam \U|DP|REGFILE|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N38
dffeas \U|DP|REGFILE|reg2|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N36
cyclonev_lcell_comb \U|DP|REGFILE|reg4|Q[11]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg4|Q[11]~feeder_combout  = ( \U|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg4|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[11]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg4|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg4|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N37
dffeas \U|DP|REGFILE|reg4|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg4|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[11]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[11]~feeder_combout  = ( \U|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[11]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg6|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N32
dffeas \U|DP|REGFILE|reg6|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N18
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[11]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[11]~feeder_combout  = ( \U|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[11]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg5|Q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N19
dffeas \U|DP|REGFILE|reg5|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N32
dffeas \U|DP|REGFILE|reg7|Q[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[11] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \U|DP|REGFILE|Mux4~0 (
// Equation(s):
// \U|DP|REGFILE|Mux4~0_combout  = ( \U|DP|REGFILE|reg7|Q [11] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg6|Q [11]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [11] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg6|Q [11]) ) ) 
// ) # ( \U|DP|REGFILE|reg7|Q [11] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [11])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [11]))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [11] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & 
// (\U|DP|REGFILE|reg4|Q [11])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [11]))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg4|Q [11]),
	.datac(!\U|DP|REGFILE|reg6|Q [11]),
	.datad(!\U|DP|REGFILE|reg5|Q [11]),
	.datae(!\U|DP|REGFILE|reg7|Q [11]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux4~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux4~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \U|DP|REGFILE|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \U|DP|REGFILE|Mux4~2 (
// Equation(s):
// \U|DP|REGFILE|Mux4~2_combout  = ( \U|DP|REGFILE|Mux4~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [11])) # (\U|DP|REGFILE|Mux4~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux4~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [11])) # (\U|DP|REGFILE|Mux4~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux4~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [11]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux4~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux4~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N53
dffeas \U|DP|B_FF[11] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[11] .is_wysiwyg = "true";
defparam \U|DP|B_FF[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N51
cyclonev_lcell_comb \U|DP|FileShifter|Mux5~0 (
// Equation(s):
// \U|DP|FileShifter|Mux5~0_combout  = ( \U|DP|B_FF [9] & ( (!\U|InstructionReg|Q [4] & (((\U|DP|B_FF [10])) # (\U|InstructionReg|Q [3]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [11])))) ) ) # ( !\U|DP|B_FF [9] & ( (!\U|InstructionReg|Q [4] & 
// (!\U|InstructionReg|Q [3] & (\U|DP|B_FF [10]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [11])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [10]),
	.datad(!\U|DP|B_FF [11]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux5~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux5~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \U|DP|FileShifter|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N24
cyclonev_lcell_comb \U|DP|ALUModule|Mux5~0 (
// Equation(s):
// \U|DP|ALUModule|Mux5~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~41_sumout )))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~41_sumout )) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (((!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF [10] & \U|DP|FileShifter|Mux5~0_combout ))))) # (\U|InstructionReg|Q [11] & ((((!\U|DP|FileShifter|Mux5~0_combout ))))) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|DP|ALUModule|Add1~41_sumout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF [10]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|FileShifter|Mux5~0_combout ),
	.datag(!\U|DP|ALUModule|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux5~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux5~0 .lut_mask = 64'h1B1B55551B1B00A0;
defparam \U|DP|ALUModule|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N56
dffeas \U|DP|c[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[10] .is_wysiwyg = "true";
defparam \U|DP|c[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \U|DP|Mux5~0 (
// Equation(s):
// \U|DP|Mux5~0_combout  = ( \U|DP|c [10] & ( (!\U|FSM|currentState.0010~q ) # (\U|InstructionReg|Q [7]) ) ) # ( !\U|DP|c [10] & ( (\U|InstructionReg|Q [7] & \U|FSM|currentState.0010~q ) ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [7]),
	.datac(!\U|FSM|currentState.0010~q ),
	.datad(gnd),
	.datae(!\U|DP|c [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux5~0 .extended_lut = "off";
defparam \U|DP|Mux5~0 .lut_mask = 64'h0303F3F30303F3F3;
defparam \U|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N17
dffeas \U|DP|REGFILE|reg3|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N35
dffeas \U|DP|REGFILE|reg1|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N45
cyclonev_lcell_comb \U|DP|REGFILE|reg0|Q[10]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg0|Q[10]~feeder_combout  = \U|DP|Mux5~0_combout 

	.dataa(!\U|DP|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg0|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[10]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg0|Q[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|REGFILE|reg0|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N46
dffeas \U|DP|REGFILE|reg0|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg0|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \U|DP|REGFILE|Mux5~1 (
// Equation(s):
// \U|DP|REGFILE|Mux5~1_combout  = ( \U|DP|REGFILE|reg0|Q [10] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout ) # ((\U|DP|REGFILE|reg1|Q [10])))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg3|Q [10]))) ) ) # ( !\U|DP|REGFILE|reg0|Q [10] 
// & ( (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [10]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [10])))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg3|Q [10]),
	.datad(!\U|DP|REGFILE|reg1|Q [10]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg0|Q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux5~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux5~1 .lut_mask = 64'h0123012389AB89AB;
defparam \U|DP|REGFILE|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N23
dffeas \U|DP|REGFILE|reg2|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N13
dffeas \U|DP|REGFILE|reg4|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N51
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[10]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[10]~feeder_combout  = \U|DP|Mux5~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[10]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg6|Q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y8_N52
dffeas \U|DP|REGFILE|reg6|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N43
dffeas \U|DP|REGFILE|reg5|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N26
dffeas \U|DP|REGFILE|reg7|Q[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[10] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N24
cyclonev_lcell_comb \U|DP|REGFILE|Mux5~0 (
// Equation(s):
// \U|DP|REGFILE|Mux5~0_combout  = ( \U|DP|REGFILE|reg7|Q [10] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg6|Q [10]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [10] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg6|Q [10]) ) ) 
// ) # ( \U|DP|REGFILE|reg7|Q [10] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [10])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [10]))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [10] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & 
// (\U|DP|REGFILE|reg4|Q [10])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [10]))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg4|Q [10]),
	.datac(!\U|DP|REGFILE|reg6|Q [10]),
	.datad(!\U|DP|REGFILE|reg5|Q [10]),
	.datae(!\U|DP|REGFILE|reg7|Q [10]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux5~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux5~0 .lut_mask = 64'h227722770A0A5F5F;
defparam \U|DP|REGFILE|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N21
cyclonev_lcell_comb \U|DP|REGFILE|Mux5~2 (
// Equation(s):
// \U|DP|REGFILE|Mux5~2_combout  = ( \U|DP|REGFILE|Mux5~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [10])) # (\U|DP|REGFILE|Mux5~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux5~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [10])) # (\U|DP|REGFILE|Mux5~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux5~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [10]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux5~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux5~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N11
dffeas \U|DP|B_FF[10] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[10] .is_wysiwyg = "true";
defparam \U|DP|B_FF[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \U|DP|FileShifter|Mux6~0 (
// Equation(s):
// \U|DP|FileShifter|Mux6~0_combout  = ( \U|DP|B_FF [10] & ( ((!\U|InstructionReg|Q [3] & (\U|DP|B_FF [9])) # (\U|InstructionReg|Q [3] & ((\U|DP|B_FF [8])))) # (\U|InstructionReg|Q [4]) ) ) # ( !\U|DP|B_FF [10] & ( (!\U|InstructionReg|Q [4] & 
// ((!\U|InstructionReg|Q [3] & (\U|DP|B_FF [9])) # (\U|InstructionReg|Q [3] & ((\U|DP|B_FF [8]))))) ) )

	.dataa(!\U|InstructionReg|Q [3]),
	.datab(!\U|InstructionReg|Q [4]),
	.datac(!\U|DP|B_FF [9]),
	.datad(!\U|DP|B_FF [8]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux6~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux6~0 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \U|DP|FileShifter|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \U|DP|ALUModule|Mux6~0 (
// Equation(s):
// \U|DP|ALUModule|Mux6~0_combout  = ( !\U|InstructionReg|Q [12] & ( (((!\U|InstructionReg|Q [11] & ((\U|DP|ALUModule|Add0~37_sumout ))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~37_sumout )))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// ((!\U|DP|FileShifter|Mux6~0_combout  & (((\U|InstructionReg|Q [11])))) # (\U|DP|FileShifter|Mux6~0_combout  & (\U|DP|A_FF [9] & (!\U|FSM|sel[0]~0_combout  & !\U|InstructionReg|Q [11])))) ) )

	.dataa(!\U|DP|ALUModule|Add1~37_sumout ),
	.datab(!\U|DP|A_FF [9]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|FileShifter|Mux6~0_combout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|InstructionReg|Q [11]),
	.datag(!\U|DP|ALUModule|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux6~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux6~0 .lut_mask = 64'h0F0F00305555FF00;
defparam \U|DP|ALUModule|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N2
dffeas \U|DP|c[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[9] .is_wysiwyg = "true";
defparam \U|DP|c[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N24
cyclonev_lcell_comb \U|DP|Mux6~0 (
// Equation(s):
// \U|DP|Mux6~0_combout  = ( \U|DP|c [9] & ( (!\U|FSM|currentState.0010~q ) # (\U|InstructionReg|Q [7]) ) ) # ( !\U|DP|c [9] & ( (\U|FSM|currentState.0010~q  & \U|InstructionReg|Q [7]) ) )

	.dataa(!\U|FSM|currentState.0010~q ),
	.datab(!\U|InstructionReg|Q [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|c [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux6~0 .extended_lut = "off";
defparam \U|DP|Mux6~0 .lut_mask = 64'h11111111BBBBBBBB;
defparam \U|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N56
dffeas \U|DP|REGFILE|reg3|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N2
dffeas \U|DP|REGFILE|reg1|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y8_N40
dffeas \U|DP|REGFILE|reg0|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \U|DP|REGFILE|Mux6~1 (
// Equation(s):
// \U|DP|REGFILE|Mux6~1_combout  = ( \U|DP|REGFILE|reg0|Q [9] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout ) # ((\U|DP|REGFILE|reg1|Q [9])))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg3|Q [9]))) ) ) # ( !\U|DP|REGFILE|reg0|Q [9] & ( 
// (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [9]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [9])))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg3|Q [9]),
	.datad(!\U|DP|REGFILE|reg1|Q [9]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg0|Q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux6~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux6~1 .lut_mask = 64'h0123012389AB89AB;
defparam \U|DP|REGFILE|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N50
dffeas \U|DP|REGFILE|reg2|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[9]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[9]~feeder_combout  = \U|DP|Mux6~0_combout 

	.dataa(!\U|DP|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[9]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|REGFILE|reg5|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N44
dffeas \U|DP|REGFILE|reg5|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N0
cyclonev_lcell_comb \U|DP|REGFILE|reg4|Q[9]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg4|Q[9]~feeder_combout  = \U|DP|Mux6~0_combout 

	.dataa(!\U|DP|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg4|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[9]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg4|Q[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|REGFILE|reg4|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N2
dffeas \U|DP|REGFILE|reg4|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg4|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N57
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[9]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[9]~feeder_combout  = ( \U|DP|Mux6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[9]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg6|Q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y8_N58
dffeas \U|DP|REGFILE|reg6|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N8
dffeas \U|DP|REGFILE|reg7|Q[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[9] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N6
cyclonev_lcell_comb \U|DP|REGFILE|Mux6~0 (
// Equation(s):
// \U|DP|REGFILE|Mux6~0_combout  = ( \U|DP|REGFILE|reg7|Q [9] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg6|Q [9]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [9] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg6|Q [9]) ) ) ) # 
// ( \U|DP|REGFILE|reg7|Q [9] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [9]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [9])) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [9] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & 
// ((\U|DP|REGFILE|reg4|Q [9]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [9])) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg5|Q [9]),
	.datac(!\U|DP|REGFILE|reg4|Q [9]),
	.datad(!\U|DP|REGFILE|reg6|Q [9]),
	.datae(!\U|DP|REGFILE|reg7|Q [9]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux6~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux6~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \U|DP|REGFILE|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \U|DP|REGFILE|Mux6~2 (
// Equation(s):
// \U|DP|REGFILE|Mux6~2_combout  = ( \U|DP|REGFILE|Mux6~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [9])) # (\U|DP|REGFILE|Mux6~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux6~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [9])) # (\U|DP|REGFILE|Mux6~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux6~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [9]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux6~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux6~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N35
dffeas \U|DP|B_FF[9] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[9] .is_wysiwyg = "true";
defparam \U|DP|B_FF[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \U|DP|FileShifter|Mux7~0 (
// Equation(s):
// \U|DP|FileShifter|Mux7~0_combout  = ( \U|DP|B_FF [9] & ( \U|DP|B_FF [8] & ( ((!\U|InstructionReg|Q [3]) # (\U|DP|B_FF [7])) # (\U|InstructionReg|Q [4]) ) ) ) # ( !\U|DP|B_FF [9] & ( \U|DP|B_FF [8] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q 
// [3]) # (\U|DP|B_FF [7]))) ) ) ) # ( \U|DP|B_FF [9] & ( !\U|DP|B_FF [8] & ( ((\U|InstructionReg|Q [3] & \U|DP|B_FF [7])) # (\U|InstructionReg|Q [4]) ) ) ) # ( !\U|DP|B_FF [9] & ( !\U|DP|B_FF [8] & ( (!\U|InstructionReg|Q [4] & (\U|InstructionReg|Q [3] & 
// \U|DP|B_FF [7])) ) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(gnd),
	.datad(!\U|DP|B_FF [7]),
	.datae(!\U|DP|B_FF [9]),
	.dataf(!\U|DP|B_FF [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux7~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux7~0 .lut_mask = 64'h0022557788AADDFF;
defparam \U|DP|FileShifter|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N18
cyclonev_lcell_comb \U|DP|ALUModule|Mux7~0 (
// Equation(s):
// \U|DP|ALUModule|Mux7~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~33_sumout )))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~33_sumout )) ) ) # ( \U|InstructionReg|Q [12] & ( 
// ((!\U|InstructionReg|Q [11] & (!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF[8]~DUPLICATE_q  & \U|DP|FileShifter|Mux7~0_combout ))) # (\U|InstructionReg|Q [11] & (((!\U|DP|FileShifter|Mux7~0_combout ))))) ) )

	.dataa(!\U|DP|ALUModule|Add1~33_sumout ),
	.datab(!\U|InstructionReg|Q [11]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF[8]~DUPLICATE_q ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|FileShifter|Mux7~0_combout ),
	.datag(!\U|DP|ALUModule|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux7~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux7~0 .lut_mask = 64'h1D1D33331D1D00C0;
defparam \U|DP|ALUModule|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N50
dffeas \U|DP|c[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[8] .is_wysiwyg = "true";
defparam \U|DP|c[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N3
cyclonev_lcell_comb \U|DP|Mux7~0 (
// Equation(s):
// \U|DP|Mux7~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [7] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [7] & ( \U|DP|c [8] ) ) ) # ( !\U|FSM|currentState.0010~q  & ( !\U|InstructionReg|Q [7] & ( \U|DP|c [8] ) ) )

	.dataa(!\U|DP|c [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|InstructionReg|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux7~0 .extended_lut = "off";
defparam \U|DP|Mux7~0 .lut_mask = 64'h555500005555FFFF;
defparam \U|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N1
dffeas \U|DP|REGFILE|reg0|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N32
dffeas \U|DP|REGFILE|reg1|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \U|DP|REGFILE|reg3|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \U|DP|REGFILE|Mux7~1 (
// Equation(s):
// \U|DP|REGFILE|Mux7~1_combout  = ( \U|DP|REGFILE|reg3|Q [8] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [8])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [8]))))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout )) ) ) # ( 
// !\U|DP|REGFILE|reg3|Q [8] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [8])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [8]))))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [8]),
	.datad(!\U|DP|REGFILE|reg1|Q [8]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux7~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux7~1 .lut_mask = 64'h082A082A193B193B;
defparam \U|DP|REGFILE|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N20
dffeas \U|DP|REGFILE|reg2|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N13
dffeas \U|DP|REGFILE|reg6|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N23
dffeas \U|DP|REGFILE|reg5|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N41
dffeas \U|DP|REGFILE|reg4|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N50
dffeas \U|DP|REGFILE|reg7|Q[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[8] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N48
cyclonev_lcell_comb \U|DP|REGFILE|Mux7~0 (
// Equation(s):
// \U|DP|REGFILE|Mux7~0_combout  = ( \U|DP|REGFILE|reg7|Q [8] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg6|Q [8]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [8] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg6|Q [8]) ) ) ) # 
// ( \U|DP|REGFILE|reg7|Q [8] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [8]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [8])) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [8] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & 
// ((\U|DP|REGFILE|reg4|Q [8]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [8])) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg6|Q [8]),
	.datac(!\U|DP|REGFILE|reg5|Q [8]),
	.datad(!\U|DP|REGFILE|reg4|Q [8]),
	.datae(!\U|DP|REGFILE|reg7|Q [8]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux7~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux7~0 .lut_mask = 64'h05AF05AF22227777;
defparam \U|DP|REGFILE|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \U|DP|REGFILE|Mux7~2 (
// Equation(s):
// \U|DP|REGFILE|Mux7~2_combout  = ( \U|DP|REGFILE|Mux7~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [8])) # (\U|DP|REGFILE|Mux7~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux7~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [8])) # (\U|DP|REGFILE|Mux7~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux7~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [8]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux7~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux7~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N26
dffeas \U|DP|B_FF[8] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[8] .is_wysiwyg = "true";
defparam \U|DP|B_FF[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N3
cyclonev_lcell_comb \U|DP|FileShifter|Mux8~0 (
// Equation(s):
// \U|DP|FileShifter|Mux8~0_combout  = ( \U|DP|B_FF [8] & ( ((!\U|InstructionReg|Q [3] & ((\U|DP|B_FF [7]))) # (\U|InstructionReg|Q [3] & (\U|DP|B_FF [6]))) # (\U|InstructionReg|Q [4]) ) ) # ( !\U|DP|B_FF [8] & ( (!\U|InstructionReg|Q [4] & 
// ((!\U|InstructionReg|Q [3] & ((\U|DP|B_FF [7]))) # (\U|InstructionReg|Q [3] & (\U|DP|B_FF [6])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [6]),
	.datad(!\U|DP|B_FF [7]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux8~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux8~0 .lut_mask = 64'h028A028A57DF57DF;
defparam \U|DP|FileShifter|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \U|DP|ALUModule|Mux8~0 (
// Equation(s):
// \U|DP|ALUModule|Mux8~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~29_sumout )))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~29_sumout )) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|InstructionReg|Q [11] & (((!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF [7] & \U|DP|FileShifter|Mux8~0_combout ))))) # (\U|InstructionReg|Q [11] & ((((!\U|DP|FileShifter|Mux8~0_combout ))))) ) )

	.dataa(!\U|InstructionReg|Q [11]),
	.datab(!\U|DP|ALUModule|Add1~29_sumout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF [7]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|FileShifter|Mux8~0_combout ),
	.datag(!\U|DP|ALUModule|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux8~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux8~0 .lut_mask = 64'h1B1B55551B1B00A0;
defparam \U|DP|ALUModule|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N35
dffeas \U|DP|c[7]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[7]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|c[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N12
cyclonev_lcell_comb \U|DP|Mux8~0 (
// Equation(s):
// \U|DP|Mux8~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [7] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [7] & ( \U|DP|c[7]~DUPLICATE_q  ) ) ) # ( !\U|FSM|currentState.0010~q  & ( !\U|InstructionReg|Q [7] & ( 
// \U|DP|c[7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|c[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(!\U|InstructionReg|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux8~0 .extended_lut = "off";
defparam \U|DP|Mux8~0 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \U|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N59
dffeas \U|DP|REGFILE|reg3|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \U|DP|REGFILE|reg1|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y8_N49
dffeas \U|DP|REGFILE|reg0|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N3
cyclonev_lcell_comb \U|DP|REGFILE|Mux8~1 (
// Equation(s):
// \U|DP|REGFILE|Mux8~1_combout  = ( \U|DP|REGFILE|reg0|Q [7] & ( (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout ) # ((\U|DP|REGFILE|reg1|Q [7])))) # (\U|Mux1~0_combout  & (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg3|Q [7]))) ) ) # ( !\U|DP|REGFILE|reg0|Q [7] & ( 
// (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [7]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [7])))) ) )

	.dataa(!\U|Mux1~0_combout ),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg3|Q [7]),
	.datad(!\U|DP|REGFILE|reg1|Q [7]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg0|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux8~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux8~1 .lut_mask = 64'h0123012389AB89AB;
defparam \U|DP|REGFILE|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N53
dffeas \U|DP|REGFILE|reg2|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N40
dffeas \U|DP|REGFILE|reg6|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N5
dffeas \U|DP|REGFILE|reg4|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N47
dffeas \U|DP|REGFILE|reg5|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N56
dffeas \U|DP|REGFILE|reg7|Q[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[7] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \U|DP|REGFILE|Mux8~0 (
// Equation(s):
// \U|DP|REGFILE|Mux8~0_combout  = ( \U|DP|REGFILE|reg7|Q [7] & ( \U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg6|Q [7]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [7] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg6|Q [7]) ) ) ) # 
// ( \U|DP|REGFILE|reg7|Q [7] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg4|Q [7])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [7]))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [7] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & 
// (\U|DP|REGFILE|reg4|Q [7])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg5|Q [7]))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg6|Q [7]),
	.datac(!\U|DP|REGFILE|reg4|Q [7]),
	.datad(!\U|DP|REGFILE|reg5|Q [7]),
	.datae(!\U|DP|REGFILE|reg7|Q [7]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux8~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux8~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \U|DP|REGFILE|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N51
cyclonev_lcell_comb \U|DP|REGFILE|Mux8~2 (
// Equation(s):
// \U|DP|REGFILE|Mux8~2_combout  = ( \U|DP|REGFILE|Mux8~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [7])) # (\U|DP|REGFILE|Mux8~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux8~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [7])) # (\U|DP|REGFILE|Mux8~1_combout ))) ) )

	.dataa(!\U|DP|REGFILE|Mux10~0_combout ),
	.datab(!\U|Mux0~0_combout ),
	.datac(!\U|DP|REGFILE|Mux8~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [7]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux8~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux8~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \U|DP|REGFILE|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \U|DP|B_FF[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[7] .is_wysiwyg = "true";
defparam \U|DP|B_FF[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N9
cyclonev_lcell_comb \U|DP|FileShifter|Mux9~0 (
// Equation(s):
// \U|DP|FileShifter|Mux9~0_combout  = ( \U|DP|B_FF [7] & ( \U|DP|B_FF [5] & ( ((\U|DP|B_FF [6]) # (\U|InstructionReg|Q [3])) # (\U|InstructionReg|Q [4]) ) ) ) # ( !\U|DP|B_FF [7] & ( \U|DP|B_FF [5] & ( (!\U|InstructionReg|Q [4] & ((\U|DP|B_FF [6]) # 
// (\U|InstructionReg|Q [3]))) ) ) ) # ( \U|DP|B_FF [7] & ( !\U|DP|B_FF [5] & ( ((!\U|InstructionReg|Q [3] & \U|DP|B_FF [6])) # (\U|InstructionReg|Q [4]) ) ) ) # ( !\U|DP|B_FF [7] & ( !\U|DP|B_FF [5] & ( (!\U|InstructionReg|Q [4] & (!\U|InstructionReg|Q [3] 
// & \U|DP|B_FF [6])) ) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(gnd),
	.datad(!\U|DP|B_FF [6]),
	.datae(!\U|DP|B_FF [7]),
	.dataf(!\U|DP|B_FF [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux9~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux9~0 .lut_mask = 64'h008855DD22AA77FF;
defparam \U|DP|FileShifter|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N38
dffeas \U|DP|A_FF[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0011~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|A_FF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|A_FF[6] .is_wysiwyg = "true";
defparam \U|DP|A_FF[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N30
cyclonev_lcell_comb \U|DP|ALUModule|Mux9~0 (
// Equation(s):
// \U|DP|ALUModule|Mux9~0_combout  = ( !\U|InstructionReg|Q [12] & ( ((!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~25_sumout )))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~25_sumout ))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// ((!\U|InstructionReg|Q [11] & (\U|DP|A_FF [6] & (!\U|FSM|sel[0]~0_combout  & \U|DP|FileShifter|Mux9~0_combout ))) # (\U|InstructionReg|Q [11] & (((!\U|DP|FileShifter|Mux9~0_combout ))))) ) )

	.dataa(!\U|DP|ALUModule|Add1~25_sumout ),
	.datab(!\U|DP|A_FF [6]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|InstructionReg|Q [11]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|FileShifter|Mux9~0_combout ),
	.datag(!\U|DP|ALUModule|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux9~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux9~0 .lut_mask = 64'h0F5500FF0F553000;
defparam \U|DP|ALUModule|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N25
dffeas \U|DP|c[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[6] .is_wysiwyg = "true";
defparam \U|DP|c[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \U|DP|Mux9~0 (
// Equation(s):
// \U|DP|Mux9~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [6] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|DP|c [6] ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [6]),
	.datac(gnd),
	.datad(!\U|DP|c [6]),
	.datae(!\U|FSM|currentState.0010~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux9~0 .extended_lut = "off";
defparam \U|DP|Mux9~0 .lut_mask = 64'h00FF333300FF3333;
defparam \U|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N2
dffeas \U|DP|REGFILE|reg0|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N8
dffeas \U|DP|REGFILE|reg3|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N32
dffeas \U|DP|REGFILE|reg1|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \U|DP|REGFILE|Mux9~1 (
// Equation(s):
// \U|DP|REGFILE|Mux9~1_combout  = ( \U|DP|REGFILE|reg1|Q [6] & ( \U|Mux1~0_combout  & ( (\U|Mux2~0_combout  & \U|DP|REGFILE|reg3|Q [6]) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [6] & ( \U|Mux1~0_combout  & ( (\U|Mux2~0_combout  & \U|DP|REGFILE|reg3|Q [6]) ) ) ) # ( 
// \U|DP|REGFILE|reg1|Q [6] & ( !\U|Mux1~0_combout  & ( (\U|DP|REGFILE|reg0|Q [6]) # (\U|Mux2~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg1|Q [6] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & \U|DP|REGFILE|reg0|Q [6]) ) ) )

	.dataa(gnd),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [6]),
	.datad(!\U|DP|REGFILE|reg3|Q [6]),
	.datae(!\U|DP|REGFILE|reg1|Q [6]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux9~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux9~1 .lut_mask = 64'h0C0C3F3F00330033;
defparam \U|DP|REGFILE|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N17
dffeas \U|DP|REGFILE|reg2|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N54
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[6]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[6]~feeder_combout  = ( \U|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[6]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg5|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N55
dffeas \U|DP|REGFILE|reg5|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \U|DP|REGFILE|reg4|Q[6]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg4|Q[6]~feeder_combout  = \U|DP|Mux9~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg4|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[6]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg4|Q[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg4|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N16
dffeas \U|DP|REGFILE|reg4|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg4|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N8
dffeas \U|DP|REGFILE|reg7|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[6]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[6]~feeder_combout  = \U|DP|Mux9~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[6]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg6|Q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N43
dffeas \U|DP|REGFILE|reg6|Q[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[6] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \U|DP|REGFILE|Mux9~0 (
// Equation(s):
// \U|DP|REGFILE|Mux9~0_combout  = ( \U|DP|REGFILE|reg7|Q [6] & ( \U|DP|REGFILE|reg6|Q [6] & ( ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [6]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [6]))) # (\U|Mux1~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q 
// [6] & ( \U|DP|REGFILE|reg6|Q [6] & ( (!\U|Mux2~0_combout  & (((\U|Mux1~0_combout ) # (\U|DP|REGFILE|reg4|Q [6])))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [6] & ((!\U|Mux1~0_combout )))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [6] & ( !\U|DP|REGFILE|reg6|Q 
// [6] & ( (!\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg4|Q [6] & !\U|Mux1~0_combout )))) # (\U|Mux2~0_combout  & (((\U|Mux1~0_combout )) # (\U|DP|REGFILE|reg5|Q [6]))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [6] & ( !\U|DP|REGFILE|reg6|Q [6] & ( (!\U|Mux1~0_combout  
// & ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [6]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [6])))) ) ) )

	.dataa(!\U|DP|REGFILE|reg5|Q [6]),
	.datab(!\U|Mux2~0_combout ),
	.datac(!\U|DP|REGFILE|reg4|Q [6]),
	.datad(!\U|Mux1~0_combout ),
	.datae(!\U|DP|REGFILE|reg7|Q [6]),
	.dataf(!\U|DP|REGFILE|reg6|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux9~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux9~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \U|DP|REGFILE|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N15
cyclonev_lcell_comb \U|DP|REGFILE|Mux9~2 (
// Equation(s):
// \U|DP|REGFILE|Mux9~2_combout  = ( \U|DP|REGFILE|Mux9~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [6])) # (\U|DP|REGFILE|Mux9~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux9~0_combout  & ( (!\U|Mux0~0_combout  & 
// (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [6])) # (\U|DP|REGFILE|Mux9~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux9~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [6]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux9~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux9~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N2
dffeas \U|DP|B_FF[6] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[6] .is_wysiwyg = "true";
defparam \U|DP|B_FF[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \U|DP|FileShifter|Mux10~0 (
// Equation(s):
// \U|DP|FileShifter|Mux10~0_combout  = ( \U|DP|B_FF [5] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q [3]) # ((\U|DP|B_FF [4])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [6])))) ) ) # ( !\U|DP|B_FF [5] & ( (!\U|InstructionReg|Q [4] & 
// (\U|InstructionReg|Q [3] & (\U|DP|B_FF [4]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [6])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [4]),
	.datad(!\U|DP|B_FF [6]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux10~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux10~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \U|DP|FileShifter|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \U|DP|ALUModule|Mux10~0 (
// Equation(s):
// \U|DP|ALUModule|Mux10~0_combout  = ( !\U|InstructionReg|Q [12] & ( ((!\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add0~21_sumout )) # (\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add1~21_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|DP|FileShifter|Mux10~0_combout  & (\U|InstructionReg|Q [11])) # (\U|DP|FileShifter|Mux10~0_combout  & (!\U|InstructionReg|Q [11] & (!\U|FSM|sel[0]~0_combout  & (\U|DP|A_FF [5])))) ) )

	.dataa(!\U|DP|FileShifter|Mux10~0_combout ),
	.datab(!\U|InstructionReg|Q [11]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|A_FF [5]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|ALUModule|Add1~21_sumout ),
	.datag(!\U|DP|ALUModule|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux10~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux10~0 .lut_mask = 64'h0C0C22623F3F2262;
defparam \U|DP|ALUModule|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N9
cyclonev_lcell_comb \U|DP|c[5]~feeder (
// Equation(s):
// \U|DP|c[5]~feeder_combout  = \U|DP|ALUModule|Mux10~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|ALUModule|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|c[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|c[5]~feeder .extended_lut = "off";
defparam \U|DP|c[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|c[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N10
dffeas \U|DP|c[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|c[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[5] .is_wysiwyg = "true";
defparam \U|DP|c[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \U|DP|Mux10~0 (
// Equation(s):
// \U|DP|Mux10~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [5] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|DP|c [5] ) )

	.dataa(!\U|DP|c [5]),
	.datab(!\U|InstructionReg|Q [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux10~0 .extended_lut = "off";
defparam \U|DP|Mux10~0 .lut_mask = 64'h5555555533333333;
defparam \U|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N38
dffeas \U|DP|REGFILE|reg6|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N5
dffeas \U|DP|REGFILE|reg5|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N10
dffeas \U|DP|REGFILE|reg7|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N4
dffeas \U|DP|REGFILE|reg4|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \U|DP|REGFILE|Mux10~1 (
// Equation(s):
// \U|DP|REGFILE|Mux10~1_combout  = ( \U|DP|REGFILE|reg4|Q [5] & ( \U|Mux1~0_combout  & ( (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg6|Q [5])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg7|Q [5]))) ) ) ) # ( !\U|DP|REGFILE|reg4|Q [5] & ( \U|Mux1~0_combout  & ( 
// (!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg6|Q [5])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg7|Q [5]))) ) ) ) # ( \U|DP|REGFILE|reg4|Q [5] & ( !\U|Mux1~0_combout  & ( (!\U|Mux2~0_combout ) # (\U|DP|REGFILE|reg5|Q [5]) ) ) ) # ( !\U|DP|REGFILE|reg4|Q [5] 
// & ( !\U|Mux1~0_combout  & ( (\U|Mux2~0_combout  & \U|DP|REGFILE|reg5|Q [5]) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg6|Q [5]),
	.datac(!\U|DP|REGFILE|reg5|Q [5]),
	.datad(!\U|DP|REGFILE|reg7|Q [5]),
	.datae(!\U|DP|REGFILE|reg4|Q [5]),
	.dataf(!\U|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux10~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux10~1 .lut_mask = 64'h0505AFAF22772277;
defparam \U|DP|REGFILE|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \U|DP|REGFILE|reg3|Q[5]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg3|Q[5]~feeder_combout  = \U|DP|Mux10~0_combout 

	.dataa(!\U|DP|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg3|Q[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[5]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg3|Q[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|REGFILE|reg3|Q[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N13
dffeas \U|DP|REGFILE|reg3|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N41
dffeas \U|DP|REGFILE|reg1|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N7
dffeas \U|DP|REGFILE|reg0|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \U|DP|REGFILE|Mux10~2 (
// Equation(s):
// \U|DP|REGFILE|Mux10~2_combout  = ( \U|DP|REGFILE|reg0|Q [5] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout )) # (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [5]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [5])))) ) ) # ( 
// !\U|DP|REGFILE|reg0|Q [5] & ( (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg1|Q [5]))) # (\U|Mux1~0_combout  & (\U|DP|REGFILE|reg3|Q [5])))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg3|Q [5]),
	.datad(!\U|DP|REGFILE|reg1|Q [5]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg0|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux10~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux10~2 .lut_mask = 64'h0145014589CD89CD;
defparam \U|DP|REGFILE|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N8
dffeas \U|DP|REGFILE|reg2|Q[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[5] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \U|DP|REGFILE|Mux10~3 (
// Equation(s):
// \U|DP|REGFILE|Mux10~3_combout  = ( \U|DP|REGFILE|reg2|Q [5] & ( \U|DP|REGFILE|Mux10~0_combout  & ( (!\U|Mux0~0_combout ) # (\U|DP|REGFILE|Mux10~1_combout ) ) ) ) # ( !\U|DP|REGFILE|reg2|Q [5] & ( \U|DP|REGFILE|Mux10~0_combout  & ( (!\U|Mux0~0_combout  & 
// ((\U|DP|REGFILE|Mux10~2_combout ))) # (\U|Mux0~0_combout  & (\U|DP|REGFILE|Mux10~1_combout )) ) ) ) # ( \U|DP|REGFILE|reg2|Q [5] & ( !\U|DP|REGFILE|Mux10~0_combout  & ( (!\U|Mux0~0_combout  & ((\U|DP|REGFILE|Mux10~2_combout ))) # (\U|Mux0~0_combout  & 
// (\U|DP|REGFILE|Mux10~1_combout )) ) ) ) # ( !\U|DP|REGFILE|reg2|Q [5] & ( !\U|DP|REGFILE|Mux10~0_combout  & ( (!\U|Mux0~0_combout  & ((\U|DP|REGFILE|Mux10~2_combout ))) # (\U|Mux0~0_combout  & (\U|DP|REGFILE|Mux10~1_combout )) ) ) )

	.dataa(!\U|DP|REGFILE|Mux10~1_combout ),
	.datab(!\U|DP|REGFILE|Mux10~2_combout ),
	.datac(!\U|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\U|DP|REGFILE|reg2|Q [5]),
	.dataf(!\U|DP|REGFILE|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux10~3 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux10~3 .lut_mask = 64'h353535353535F5F5;
defparam \U|DP|REGFILE|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N20
dffeas \U|DP|B_FF[5] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux10~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[5] .is_wysiwyg = "true";
defparam \U|DP|B_FF[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \U|DP|FileShifter|Mux11~0 (
// Equation(s):
// \U|DP|FileShifter|Mux11~0_combout  = ( \U|DP|B_FF [3] & ( (!\U|InstructionReg|Q [4] & (((\U|DP|B_FF [4])) # (\U|InstructionReg|Q [3]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [5])))) ) ) # ( !\U|DP|B_FF [3] & ( (!\U|InstructionReg|Q [4] & 
// (!\U|InstructionReg|Q [3] & (\U|DP|B_FF [4]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [5])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [4]),
	.datad(!\U|DP|B_FF [5]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux11~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux11~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \U|DP|FileShifter|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N24
cyclonev_lcell_comb \U|DP|ALUModule|Mux11~0 (
// Equation(s):
// \U|DP|ALUModule|Mux11~0_combout  = ( !\U|InstructionReg|Q [12] & ( (!\U|InstructionReg|Q [11] & (((\U|DP|ALUModule|Add0~17_sumout )))) # (\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add1~17_sumout )) ) ) # ( \U|InstructionReg|Q [12] & ( 
// ((!\U|InstructionReg|Q [11] & (!\U|FSM|sel[0]~0_combout  & (\U|DP|FileShifter|Mux11~0_combout  & \U|DP|A_FF [4]))) # (\U|InstructionReg|Q [11] & (((!\U|DP|FileShifter|Mux11~0_combout ))))) ) )

	.dataa(!\U|DP|ALUModule|Add1~17_sumout ),
	.datab(!\U|InstructionReg|Q [11]),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|FileShifter|Mux11~0_combout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|A_FF [4]),
	.datag(!\U|DP|ALUModule|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux11~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux11~0 .lut_mask = 64'h1D1D33001D1D33C0;
defparam \U|DP|ALUModule|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N6
cyclonev_lcell_comb \U|DP|c[4]~feeder (
// Equation(s):
// \U|DP|c[4]~feeder_combout  = \U|DP|ALUModule|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|ALUModule|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|c[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|c[4]~feeder .extended_lut = "off";
defparam \U|DP|c[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \U|DP|c[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N7
dffeas \U|DP|c[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|c[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[4] .is_wysiwyg = "true";
defparam \U|DP|c[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N57
cyclonev_lcell_comb \U|DP|Mux11~0 (
// Equation(s):
// \U|DP|Mux11~0_combout  = ( \U|DP|c [4] & ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [4] ) ) ) # ( !\U|DP|c [4] & ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [4] ) ) ) # ( \U|DP|c [4] & ( !\U|FSM|currentState.0010~q  ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U|DP|c [4]),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux11~0 .extended_lut = "off";
defparam \U|DP|Mux11~0 .lut_mask = 64'h0000FFFF55555555;
defparam \U|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N16
dffeas \U|DP|REGFILE|reg0|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N38
dffeas \U|DP|REGFILE|reg1|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N48
cyclonev_lcell_comb \U|DP|REGFILE|reg3|Q[4]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg3|Q[4]~feeder_combout  = \U|DP|Mux11~0_combout 

	.dataa(!\U|DP|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg3|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[4]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg3|Q[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|REGFILE|reg3|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N49
dffeas \U|DP|REGFILE|reg3|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \U|DP|REGFILE|Mux11~1 (
// Equation(s):
// \U|DP|REGFILE|Mux11~1_combout  = ( \U|DP|REGFILE|reg3|Q [4] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg0|Q [4]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg1|Q [4])) # (\U|Mux1~0_combout ))) ) ) # ( !\U|DP|REGFILE|reg3|Q [4] & ( 
// (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [4])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [4]))))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [4]),
	.datad(!\U|DP|REGFILE|reg1|Q [4]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux11~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux11~1 .lut_mask = 64'h084C084C195D195D;
defparam \U|DP|REGFILE|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N35
dffeas \U|DP|REGFILE|reg2|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N45
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[4]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[4]~feeder_combout  = \U|DP|Mux11~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[4]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg5|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N46
dffeas \U|DP|REGFILE|reg5|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N52
dffeas \U|DP|REGFILE|reg7|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N2
dffeas \U|DP|REGFILE|reg6|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \U|DP|REGFILE|reg4|Q[4]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg4|Q[4]~feeder_combout  = \U|DP|Mux11~0_combout 

	.dataa(gnd),
	.datab(!\U|DP|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg4|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[4]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg4|Q[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \U|DP|REGFILE|reg4|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y8_N16
dffeas \U|DP|REGFILE|reg4|Q[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg4|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[4] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \U|DP|REGFILE|Mux11~0 (
// Equation(s):
// \U|DP|REGFILE|Mux11~0_combout  = ( \U|DP|REGFILE|reg6|Q [4] & ( \U|DP|REGFILE|reg4|Q [4] & ( (!\U|Mux2~0_combout ) # ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg5|Q [4])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg7|Q [4])))) ) ) ) # ( !\U|DP|REGFILE|reg6|Q 
// [4] & ( \U|DP|REGFILE|reg4|Q [4] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout )) # (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg5|Q [4])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg7|Q [4]))))) ) ) ) # ( \U|DP|REGFILE|reg6|Q [4] & ( 
// !\U|DP|REGFILE|reg4|Q [4] & ( (!\U|Mux2~0_combout  & (\U|Mux1~0_combout )) # (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg5|Q [4])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg7|Q [4]))))) ) ) ) # ( !\U|DP|REGFILE|reg6|Q [4] & ( 
// !\U|DP|REGFILE|reg4|Q [4] & ( (\U|Mux2~0_combout  & ((!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg5|Q [4])) # (\U|Mux1~0_combout  & ((\U|DP|REGFILE|reg7|Q [4]))))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg5|Q [4]),
	.datad(!\U|DP|REGFILE|reg7|Q [4]),
	.datae(!\U|DP|REGFILE|reg6|Q [4]),
	.dataf(!\U|DP|REGFILE|reg4|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux11~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux11~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \U|DP|REGFILE|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \U|DP|REGFILE|Mux11~2 (
// Equation(s):
// \U|DP|REGFILE|Mux11~2_combout  = ( \U|DP|REGFILE|Mux11~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [4])) # (\U|DP|REGFILE|Mux11~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux11~0_combout  & ( (!\U|Mux0~0_combout 
//  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [4])) # (\U|DP|REGFILE|Mux11~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux11~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [4]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux11~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux11~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N38
dffeas \U|DP|B_FF[4] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[4] .is_wysiwyg = "true";
defparam \U|DP|B_FF[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \U|DP|FileShifter|Mux12~0 (
// Equation(s):
// \U|DP|FileShifter|Mux12~0_combout  = ( \U|DP|B_FF [3] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q [3]) # ((\U|DP|B_FF [2])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [4])))) ) ) # ( !\U|DP|B_FF [3] & ( (!\U|InstructionReg|Q [4] & 
// (\U|InstructionReg|Q [3] & (\U|DP|B_FF [2]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [4])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [2]),
	.datad(!\U|DP|B_FF [4]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux12~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux12~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \U|DP|FileShifter|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N6
cyclonev_lcell_comb \U|DP|ALUModule|Mux12~0 (
// Equation(s):
// \U|DP|ALUModule|Mux12~0_combout  = ( !\U|InstructionReg|Q [12] & ( (((!\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add0~13_sumout )) # (\U|InstructionReg|Q [11] & ((\U|DP|ALUModule|Add1~13_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|DP|FileShifter|Mux12~0_combout  & ((((\U|InstructionReg|Q [11]))))) # (\U|DP|FileShifter|Mux12~0_combout  & (\U|DP|A_FF [3] & (!\U|FSM|sel[0]~0_combout  & (!\U|InstructionReg|Q [11])))) ) )

	.dataa(!\U|DP|A_FF [3]),
	.datab(!\U|DP|FileShifter|Mux12~0_combout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|InstructionReg|Q [11]),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|DP|ALUModule|Add1~13_sumout ),
	.datag(!\U|DP|ALUModule|Add0~13_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux12~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux12~0 .lut_mask = 64'h0F0010CC0FFF10CC;
defparam \U|DP|ALUModule|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N49
dffeas \U|DP|c[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[3] .is_wysiwyg = "true";
defparam \U|DP|c[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N6
cyclonev_lcell_comb \U|DP|Mux12~0 (
// Equation(s):
// \U|DP|Mux12~0_combout  = ( \U|FSM|currentState.0010~q  & ( \U|InstructionReg|Q [3] ) ) # ( !\U|FSM|currentState.0010~q  & ( \U|DP|c [3] ) )

	.dataa(gnd),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(gnd),
	.datad(!\U|DP|c [3]),
	.datae(gnd),
	.dataf(!\U|FSM|currentState.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|Mux12~0 .extended_lut = "off";
defparam \U|DP|Mux12~0 .lut_mask = 64'h00FF00FF33333333;
defparam \U|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \U|DP|REGFILE|reg0|Q[3]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg0|Q[3]~feeder_combout  = ( \U|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg0|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[3]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg0|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg0|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N34
dffeas \U|DP|REGFILE|reg0|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg0|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N14
dffeas \U|DP|REGFILE|reg1|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg1|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N10
dffeas \U|DP|REGFILE|reg3|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg3|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \U|DP|REGFILE|Mux12~1 (
// Equation(s):
// \U|DP|REGFILE|Mux12~1_combout  = ( \U|DP|REGFILE|reg3|Q [3] & ( (!\U|Mux2~0_combout  & (!\U|Mux1~0_combout  & (\U|DP|REGFILE|reg0|Q [3]))) # (\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg1|Q [3])) # (\U|Mux1~0_combout ))) ) ) # ( !\U|DP|REGFILE|reg3|Q [3] & ( 
// (!\U|Mux1~0_combout  & ((!\U|Mux2~0_combout  & (\U|DP|REGFILE|reg0|Q [3])) # (\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg1|Q [3]))))) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|Mux1~0_combout ),
	.datac(!\U|DP|REGFILE|reg0|Q [3]),
	.datad(!\U|DP|REGFILE|reg1|Q [3]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|reg3|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux12~1 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux12~1 .lut_mask = 64'h084C084C195D195D;
defparam \U|DP|REGFILE|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N14
dffeas \U|DP|REGFILE|reg2|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg2|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N39
cyclonev_lcell_comb \U|DP|REGFILE|reg5|Q[3]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg5|Q[3]~feeder_combout  = ( \U|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg5|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[3]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg5|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg5|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N40
dffeas \U|DP|REGFILE|reg5|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg5|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg5|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y10_N37
dffeas \U|DP|REGFILE|reg4|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg4|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N56
dffeas \U|DP|REGFILE|reg7|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|DP|REGFILE|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg7|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg7|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg7|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N45
cyclonev_lcell_comb \U|DP|REGFILE|reg6|Q[3]~feeder (
// Equation(s):
// \U|DP|REGFILE|reg6|Q[3]~feeder_combout  = ( \U|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|reg6|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[3]~feeder .extended_lut = "off";
defparam \U|DP|REGFILE|reg6|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \U|DP|REGFILE|reg6|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N47
dffeas \U|DP|REGFILE|reg6|Q[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|REGFILE|reg6|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|DP|REGFILE|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|REGFILE|reg6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|REGFILE|reg6|Q[3] .is_wysiwyg = "true";
defparam \U|DP|REGFILE|reg6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \U|DP|REGFILE|Mux12~0 (
// Equation(s):
// \U|DP|REGFILE|Mux12~0_combout  = ( \U|DP|REGFILE|reg7|Q [3] & ( \U|DP|REGFILE|reg6|Q [3] & ( ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [3]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [3]))) # (\U|Mux1~0_combout ) ) ) ) # ( !\U|DP|REGFILE|reg7|Q 
// [3] & ( \U|DP|REGFILE|reg6|Q [3] & ( (!\U|Mux2~0_combout  & (((\U|Mux1~0_combout ) # (\U|DP|REGFILE|reg4|Q [3])))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [3] & ((!\U|Mux1~0_combout )))) ) ) ) # ( \U|DP|REGFILE|reg7|Q [3] & ( !\U|DP|REGFILE|reg6|Q 
// [3] & ( (!\U|Mux2~0_combout  & (((\U|DP|REGFILE|reg4|Q [3] & !\U|Mux1~0_combout )))) # (\U|Mux2~0_combout  & (((\U|Mux1~0_combout )) # (\U|DP|REGFILE|reg5|Q [3]))) ) ) ) # ( !\U|DP|REGFILE|reg7|Q [3] & ( !\U|DP|REGFILE|reg6|Q [3] & ( (!\U|Mux1~0_combout  
// & ((!\U|Mux2~0_combout  & ((\U|DP|REGFILE|reg4|Q [3]))) # (\U|Mux2~0_combout  & (\U|DP|REGFILE|reg5|Q [3])))) ) ) )

	.dataa(!\U|Mux2~0_combout ),
	.datab(!\U|DP|REGFILE|reg5|Q [3]),
	.datac(!\U|DP|REGFILE|reg4|Q [3]),
	.datad(!\U|Mux1~0_combout ),
	.datae(!\U|DP|REGFILE|reg7|Q [3]),
	.dataf(!\U|DP|REGFILE|reg6|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux12~0 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux12~0 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \U|DP|REGFILE|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \U|DP|REGFILE|Mux12~2 (
// Equation(s):
// \U|DP|REGFILE|Mux12~2_combout  = ( \U|DP|REGFILE|Mux12~0_combout  & ( (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [3])) # (\U|DP|REGFILE|Mux12~1_combout )) # (\U|Mux0~0_combout ) ) ) # ( !\U|DP|REGFILE|Mux12~0_combout  & ( (!\U|Mux0~0_combout 
//  & (((\U|DP|REGFILE|Mux10~0_combout  & \U|DP|REGFILE|reg2|Q [3])) # (\U|DP|REGFILE|Mux12~1_combout ))) ) )

	.dataa(!\U|Mux0~0_combout ),
	.datab(!\U|DP|REGFILE|Mux10~0_combout ),
	.datac(!\U|DP|REGFILE|Mux12~1_combout ),
	.datad(!\U|DP|REGFILE|reg2|Q [3]),
	.datae(gnd),
	.dataf(!\U|DP|REGFILE|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|REGFILE|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|REGFILE|Mux12~2 .extended_lut = "off";
defparam \U|DP|REGFILE|Mux12~2 .lut_mask = 64'h0A2A0A2A5F7F5F7F;
defparam \U|DP|REGFILE|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N17
dffeas \U|DP|B_FF[3] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|REGFILE|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0100~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|B_FF [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|B_FF[3] .is_wysiwyg = "true";
defparam \U|DP|B_FF[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \U|DP|FileShifter|Mux13~0 (
// Equation(s):
// \U|DP|FileShifter|Mux13~0_combout  = ( \U|DP|B_FF [2] & ( (!\U|InstructionReg|Q [4] & ((!\U|InstructionReg|Q [3]) # ((\U|DP|B_FF [1])))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [3])))) ) ) # ( !\U|DP|B_FF [2] & ( (!\U|InstructionReg|Q [4] & 
// (\U|InstructionReg|Q [3] & (\U|DP|B_FF [1]))) # (\U|InstructionReg|Q [4] & (((\U|DP|B_FF [3])))) ) )

	.dataa(!\U|InstructionReg|Q [4]),
	.datab(!\U|InstructionReg|Q [3]),
	.datac(!\U|DP|B_FF [1]),
	.datad(!\U|DP|B_FF [3]),
	.datae(gnd),
	.dataf(!\U|DP|B_FF [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|FileShifter|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|FileShifter|Mux13~0 .extended_lut = "off";
defparam \U|DP|FileShifter|Mux13~0 .lut_mask = 64'h025702578ADF8ADF;
defparam \U|DP|FileShifter|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N0
cyclonev_lcell_comb \U|DP|ALUModule|Mux13~0 (
// Equation(s):
// \U|DP|ALUModule|Mux13~0_combout  = ( !\U|InstructionReg|Q [12] & ( (((!\U|InstructionReg|Q [11] & (\U|DP|ALUModule|Add0~9_sumout )) # (\U|InstructionReg|Q [11] & ((\U|DP|ALUModule|Add1~9_sumout ))))) ) ) # ( \U|InstructionReg|Q [12] & ( 
// (!\U|DP|FileShifter|Mux13~0_combout  & ((((\U|InstructionReg|Q [11]))))) # (\U|DP|FileShifter|Mux13~0_combout  & (\U|DP|A_FF [2] & (!\U|FSM|sel[0]~0_combout  & ((!\U|InstructionReg|Q [11]))))) ) )

	.dataa(!\U|DP|A_FF [2]),
	.datab(!\U|DP|FileShifter|Mux13~0_combout ),
	.datac(!\U|FSM|sel[0]~0_combout ),
	.datad(!\U|DP|ALUModule|Add1~9_sumout ),
	.datae(!\U|InstructionReg|Q [12]),
	.dataf(!\U|InstructionReg|Q [11]),
	.datag(!\U|DP|ALUModule|Add0~9_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux13~0 .extended_lut = "on";
defparam \U|DP|ALUModule|Mux13~0 .lut_mask = 64'h0F0F101000FFCCCC;
defparam \U|DP|ALUModule|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \U|DP|c[2]~feeder (
// Equation(s):
// \U|DP|c[2]~feeder_combout  = \U|DP|ALUModule|Mux13~0_combout 

	.dataa(!\U|DP|ALUModule|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|c[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|c[2]~feeder .extended_lut = "off";
defparam \U|DP|c[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \U|DP|c[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N16
dffeas \U|DP|c[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|c[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[2] .is_wysiwyg = "true";
defparam \U|DP|c[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N15
cyclonev_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = ( \U|DP|c [1] & ( \U|DP|c [0] & ( (!\U|DP|c [2] & \U|DP|c [3]) ) ) ) # ( !\U|DP|c [1] & ( \U|DP|c [0] & ( !\U|DP|c [2] $ (\U|DP|c [3]) ) ) ) # ( !\U|DP|c [1] & ( !\U|DP|c [0] & ( (\U|DP|c [2] & !\U|DP|c [3]) ) ) )

	.dataa(!\U|DP|c [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U|DP|c [3]),
	.datae(!\U|DP|c [1]),
	.dataf(!\U|DP|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr6~0 .extended_lut = "off";
defparam \H0|WideOr6~0 .lut_mask = 64'h55000000AA5500AA;
defparam \H0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = ( \U|DP|c [3] & ( (!\U|DP|c [0] & (\U|DP|c [2])) # (\U|DP|c [0] & ((\U|DP|c [1]))) ) ) # ( !\U|DP|c [3] & ( (\U|DP|c [2] & (!\U|DP|c [0] $ (!\U|DP|c [1]))) ) )

	.dataa(!\U|DP|c [0]),
	.datab(!\U|DP|c [2]),
	.datac(gnd),
	.datad(!\U|DP|c [1]),
	.datae(gnd),
	.dataf(!\U|DP|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr5~0 .extended_lut = "off";
defparam \H0|WideOr5~0 .lut_mask = 64'h1122112222772277;
defparam \H0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = ( \U|DP|c [0] & ( (\U|DP|c [2] & (\U|DP|c [3] & \U|DP|c [1])) ) ) # ( !\U|DP|c [0] & ( (!\U|DP|c [2] & (!\U|DP|c [3] & \U|DP|c [1])) # (\U|DP|c [2] & (\U|DP|c [3])) ) )

	.dataa(!\U|DP|c [2]),
	.datab(!\U|DP|c [3]),
	.datac(!\U|DP|c [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr4~0 .extended_lut = "off";
defparam \H0|WideOr4~0 .lut_mask = 64'h1919191901010101;
defparam \H0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = ( \U|DP|c [1] & ( \U|DP|c [0] & ( \U|DP|c [2] ) ) ) # ( !\U|DP|c [1] & ( \U|DP|c [0] & ( (!\U|DP|c [3] & !\U|DP|c [2]) ) ) ) # ( \U|DP|c [1] & ( !\U|DP|c [0] & ( (\U|DP|c [3] & !\U|DP|c [2]) ) ) ) # ( !\U|DP|c [1] & ( !\U|DP|c [0] 
// & ( (!\U|DP|c [3] & \U|DP|c [2]) ) ) )

	.dataa(!\U|DP|c [3]),
	.datab(gnd),
	.datac(!\U|DP|c [2]),
	.datad(gnd),
	.datae(!\U|DP|c [1]),
	.dataf(!\U|DP|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr3~0 .extended_lut = "off";
defparam \H0|WideOr3~0 .lut_mask = 64'h0A0A5050A0A00F0F;
defparam \H0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N21
cyclonev_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = ( \U|DP|c [1] & ( \U|DP|c [0] & ( !\U|DP|c [3] ) ) ) # ( !\U|DP|c [1] & ( \U|DP|c [0] & ( (!\U|DP|c [2]) # (!\U|DP|c [3]) ) ) ) # ( !\U|DP|c [1] & ( !\U|DP|c [0] & ( (\U|DP|c [2] & !\U|DP|c [3]) ) ) )

	.dataa(!\U|DP|c [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\U|DP|c [3]),
	.datae(!\U|DP|c [1]),
	.dataf(!\U|DP|c [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr2~0 .extended_lut = "off";
defparam \H0|WideOr2~0 .lut_mask = 64'h55000000FFAAFF00;
defparam \H0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N15
cyclonev_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = ( \U|DP|c [0] & ( \U|DP|c [3] & ( (\U|DP|c [2] & !\U|DP|c [1]) ) ) ) # ( \U|DP|c [0] & ( !\U|DP|c [3] & ( (!\U|DP|c [2]) # (\U|DP|c [1]) ) ) ) # ( !\U|DP|c [0] & ( !\U|DP|c [3] & ( (!\U|DP|c [2] & \U|DP|c [1]) ) ) )

	.dataa(!\U|DP|c [2]),
	.datab(gnd),
	.datac(!\U|DP|c [1]),
	.datad(gnd),
	.datae(!\U|DP|c [0]),
	.dataf(!\U|DP|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr1~0 .extended_lut = "off";
defparam \H0|WideOr1~0 .lut_mask = 64'h0A0AAFAF00005050;
defparam \H0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = ( \U|DP|c [3] & ( ((!\U|DP|c [2]) # (\U|DP|c [1])) # (\U|DP|c [0]) ) ) # ( !\U|DP|c [3] & ( (!\U|DP|c [2] & ((\U|DP|c [1]))) # (\U|DP|c [2] & ((!\U|DP|c [0]) # (!\U|DP|c [1]))) ) )

	.dataa(!\U|DP|c [0]),
	.datab(!\U|DP|c [2]),
	.datac(gnd),
	.datad(!\U|DP|c [1]),
	.datae(gnd),
	.dataf(!\U|DP|c [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr0~0 .extended_lut = "off";
defparam \H0|WideOr0~0 .lut_mask = 64'h33EE33EEDDFFDDFF;
defparam \H0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N34
dffeas \U|DP|c[7] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[7] .is_wysiwyg = "true";
defparam \U|DP|c[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N48
cyclonev_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = ( \U|DP|c [6] & ( (!\U|DP|c [5] & (!\U|DP|c [4] $ (\U|DP|c [7]))) ) ) # ( !\U|DP|c [6] & ( (\U|DP|c [4] & (!\U|DP|c [7] $ (\U|DP|c [5]))) ) )

	.dataa(!\U|DP|c [4]),
	.datab(gnd),
	.datac(!\U|DP|c [7]),
	.datad(!\U|DP|c [5]),
	.datae(gnd),
	.dataf(!\U|DP|c [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr6~0 .extended_lut = "off";
defparam \H1|WideOr6~0 .lut_mask = 64'h50055005A500A500;
defparam \H1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N9
cyclonev_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = ( \U|DP|c [5] & ( \U|DP|c [7] & ( (\U|DP|c [4]) # (\U|DP|c [6]) ) ) ) # ( !\U|DP|c [5] & ( \U|DP|c [7] & ( (\U|DP|c [6] & !\U|DP|c [4]) ) ) ) # ( \U|DP|c [5] & ( !\U|DP|c [7] & ( (\U|DP|c [6] & !\U|DP|c [4]) ) ) ) # ( !\U|DP|c [5] 
// & ( !\U|DP|c [7] & ( (\U|DP|c [6] & \U|DP|c [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\U|DP|c [6]),
	.datad(!\U|DP|c [4]),
	.datae(!\U|DP|c [5]),
	.dataf(!\U|DP|c [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr5~0 .extended_lut = "off";
defparam \H1|WideOr5~0 .lut_mask = 64'h000F0F000F000FFF;
defparam \H1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = ( \U|DP|c [7] & ( (\U|DP|c [6] & ((!\U|DP|c [4]) # (\U|DP|c [5]))) ) ) # ( !\U|DP|c [7] & ( (\U|DP|c [5] & (!\U|DP|c [6] & !\U|DP|c [4])) ) )

	.dataa(!\U|DP|c [5]),
	.datab(!\U|DP|c [6]),
	.datac(gnd),
	.datad(!\U|DP|c [4]),
	.datae(gnd),
	.dataf(!\U|DP|c [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr4~0 .extended_lut = "off";
defparam \H1|WideOr4~0 .lut_mask = 64'h4400440033113311;
defparam \H1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y9_N8
dffeas \U|DP|c[4]~DUPLICATE (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|c[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0101~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|c[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|c[4]~DUPLICATE .is_wysiwyg = "true";
defparam \U|DP|c[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N27
cyclonev_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = ( \U|DP|c [5] & ( (!\U|DP|c[4]~DUPLICATE_q  & (\U|DP|c[7]~DUPLICATE_q  & !\U|DP|c [6])) # (\U|DP|c[4]~DUPLICATE_q  & ((\U|DP|c [6]))) ) ) # ( !\U|DP|c [5] & ( (!\U|DP|c[7]~DUPLICATE_q  & (!\U|DP|c[4]~DUPLICATE_q  $ (!\U|DP|c 
// [6]))) ) )

	.dataa(!\U|DP|c[7]~DUPLICATE_q ),
	.datab(!\U|DP|c[4]~DUPLICATE_q ),
	.datac(!\U|DP|c [6]),
	.datad(gnd),
	.datae(!\U|DP|c [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr3~0 .extended_lut = "off";
defparam \H1|WideOr3~0 .lut_mask = 64'h2828434328284343;
defparam \H1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N21
cyclonev_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = ( \U|DP|c [6] & ( (!\U|DP|c [7] & ((!\U|DP|c [5]) # (\U|DP|c [4]))) ) ) # ( !\U|DP|c [6] & ( (\U|DP|c [4] & ((!\U|DP|c [7]) # (!\U|DP|c [5]))) ) )

	.dataa(!\U|DP|c [4]),
	.datab(!\U|DP|c [7]),
	.datac(!\U|DP|c [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|c [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr2~0 .extended_lut = "off";
defparam \H1|WideOr2~0 .lut_mask = 64'h54545454C4C4C4C4;
defparam \H1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = ( \U|DP|c [6] & ( (\U|DP|c [4] & (!\U|DP|c [5] $ (!\U|DP|c [7]))) ) ) # ( !\U|DP|c [6] & ( (!\U|DP|c [7] & ((\U|DP|c [4]) # (\U|DP|c [5]))) ) )

	.dataa(!\U|DP|c [5]),
	.datab(gnd),
	.datac(!\U|DP|c [7]),
	.datad(!\U|DP|c [4]),
	.datae(gnd),
	.dataf(!\U|DP|c [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr1~0 .extended_lut = "off";
defparam \H1|WideOr1~0 .lut_mask = 64'h50F050F0005A005A;
defparam \H1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N36
cyclonev_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = ( \U|DP|c [5] & ( \U|DP|c [7] ) ) # ( !\U|DP|c [5] & ( \U|DP|c [7] & ( (!\U|DP|c [6]) # (\U|DP|c [4]) ) ) ) # ( \U|DP|c [5] & ( !\U|DP|c [7] & ( (!\U|DP|c [4]) # (!\U|DP|c [6]) ) ) ) # ( !\U|DP|c [5] & ( !\U|DP|c [7] & ( \U|DP|c 
// [6] ) ) )

	.dataa(!\U|DP|c [4]),
	.datab(!\U|DP|c [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\U|DP|c [5]),
	.dataf(!\U|DP|c [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr0~0 .extended_lut = "off";
defparam \H1|WideOr0~0 .lut_mask = 64'h3333EEEEDDDDFFFF;
defparam \H1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N24
cyclonev_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( !\U|DP|c [9] $ (!\U|DP|c [10]) ) ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] & ( (!\U|DP|c [9] & !\U|DP|c [10]) ) ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( (!\U|DP|c [9] & \U|DP|c [10]) ) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [9]),
	.datac(!\U|DP|c [10]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr6~0 .extended_lut = "off";
defparam \H2|WideOr6~0 .lut_mask = 64'h0C0C0000C0C03C3C;
defparam \H2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N9
cyclonev_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( \U|DP|c [9] ) ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] & ( (\U|DP|c [10] & !\U|DP|c [9]) ) ) ) # ( \U|DP|c [11] & ( !\U|DP|c [8] & ( \U|DP|c [10] ) ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( 
// (\U|DP|c [10] & \U|DP|c [9]) ) ) )

	.dataa(!\U|DP|c [10]),
	.datab(gnd),
	.datac(!\U|DP|c [9]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr5~0 .extended_lut = "off";
defparam \H2|WideOr5~0 .lut_mask = 64'h0505555550500F0F;
defparam \H2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N36
cyclonev_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( (\U|DP|c [9] & \U|DP|c [10]) ) ) ) # ( \U|DP|c [11] & ( !\U|DP|c [8] & ( \U|DP|c [10] ) ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( (\U|DP|c [9] & !\U|DP|c [10]) ) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [9]),
	.datac(!\U|DP|c [10]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr4~0 .extended_lut = "off";
defparam \H2|WideOr4~0 .lut_mask = 64'h30300F0F00000303;
defparam \H2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N45
cyclonev_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( (\U|DP|c [10] & \U|DP|c [9]) ) ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] & ( !\U|DP|c [10] $ (\U|DP|c [9]) ) ) ) # ( \U|DP|c [11] & ( !\U|DP|c [8] & ( (!\U|DP|c [10] & \U|DP|c [9]) ) ) ) # ( !\U|DP|c 
// [11] & ( !\U|DP|c [8] & ( (\U|DP|c [10] & !\U|DP|c [9]) ) ) )

	.dataa(!\U|DP|c [10]),
	.datab(gnd),
	.datac(!\U|DP|c [9]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr3~0 .extended_lut = "off";
defparam \H2|WideOr3~0 .lut_mask = 64'h50500A0AA5A50505;
defparam \H2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N12
cyclonev_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( (!\U|DP|c [9] & !\U|DP|c [10]) ) ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( (!\U|DP|c [9] & \U|DP|c [10]) ) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [9]),
	.datac(!\U|DP|c [10]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr2~0 .extended_lut = "off";
defparam \H2|WideOr2~0 .lut_mask = 64'h0C0C0000FFFFC0C0;
defparam \H2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N33
cyclonev_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] & ( (\U|DP|c [10] & !\U|DP|c [9]) ) ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] & ( (!\U|DP|c [10]) # (\U|DP|c [9]) ) ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( (!\U|DP|c [10] & \U|DP|c [9]) ) ) )

	.dataa(!\U|DP|c [10]),
	.datab(gnd),
	.datac(!\U|DP|c [9]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr1~0 .extended_lut = "off";
defparam \H2|WideOr1~0 .lut_mask = 64'h0A0A0000AFAF5050;
defparam \H2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y13_N48
cyclonev_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = ( \U|DP|c [11] & ( \U|DP|c [8] ) ) # ( !\U|DP|c [11] & ( \U|DP|c [8] & ( !\U|DP|c [9] $ (!\U|DP|c [10]) ) ) ) # ( \U|DP|c [11] & ( !\U|DP|c [8] & ( (!\U|DP|c [10]) # (\U|DP|c [9]) ) ) ) # ( !\U|DP|c [11] & ( !\U|DP|c [8] & ( 
// (\U|DP|c [10]) # (\U|DP|c [9]) ) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [9]),
	.datac(!\U|DP|c [10]),
	.datad(gnd),
	.datae(!\U|DP|c [11]),
	.dataf(!\U|DP|c [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr0~0 .extended_lut = "off";
defparam \H2|WideOr0~0 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \H2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N36
cyclonev_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = ( \U|DP|c [13] & ( (\U|DP|c [12] & (!\U|DP|c [14] & \U|DP|c [15])) ) ) # ( !\U|DP|c [13] & ( (!\U|DP|c [12] & (\U|DP|c [14] & !\U|DP|c [15])) # (\U|DP|c [12] & (!\U|DP|c [14] $ (\U|DP|c [15]))) ) )

	.dataa(!\U|DP|c [12]),
	.datab(!\U|DP|c [14]),
	.datac(!\U|DP|c [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|c [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr6~0 .extended_lut = "off";
defparam \H3|WideOr6~0 .lut_mask = 64'h6161616104040404;
defparam \H3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N39
cyclonev_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = ( \U|DP|c [13] & ( (!\U|DP|c [12] & (\U|DP|c [14])) # (\U|DP|c [12] & ((\U|DP|c [15]))) ) ) # ( !\U|DP|c [13] & ( (\U|DP|c [14] & (!\U|DP|c [12] $ (!\U|DP|c [15]))) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [14]),
	.datac(!\U|DP|c [12]),
	.datad(!\U|DP|c [15]),
	.datae(gnd),
	.dataf(!\U|DP|c [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr5~0 .extended_lut = "off";
defparam \H3|WideOr5~0 .lut_mask = 64'h03300330303F303F;
defparam \H3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N51
cyclonev_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = ( \U|DP|c [15] & ( (\U|DP|c [14] & ((!\U|DP|c [12]) # (\U|DP|c [13]))) ) ) # ( !\U|DP|c [15] & ( (\U|DP|c [13] & (!\U|DP|c [12] & !\U|DP|c [14])) ) )

	.dataa(!\U|DP|c [13]),
	.datab(!\U|DP|c [12]),
	.datac(!\U|DP|c [14]),
	.datad(gnd),
	.datae(!\U|DP|c [15]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr4~0 .extended_lut = "off";
defparam \H3|WideOr4~0 .lut_mask = 64'h40400D0D40400D0D;
defparam \H3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N21
cyclonev_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = ( \U|DP|c [15] & ( \U|DP|c [12] & ( (\U|DP|c [13] & \U|DP|c [14]) ) ) ) # ( !\U|DP|c [15] & ( \U|DP|c [12] & ( !\U|DP|c [13] $ (\U|DP|c [14]) ) ) ) # ( \U|DP|c [15] & ( !\U|DP|c [12] & ( (\U|DP|c [13] & !\U|DP|c [14]) ) ) ) # ( 
// !\U|DP|c [15] & ( !\U|DP|c [12] & ( (!\U|DP|c [13] & \U|DP|c [14]) ) ) )

	.dataa(!\U|DP|c [13]),
	.datab(gnd),
	.datac(!\U|DP|c [14]),
	.datad(gnd),
	.datae(!\U|DP|c [15]),
	.dataf(!\U|DP|c [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr3~0 .extended_lut = "off";
defparam \H3|WideOr3~0 .lut_mask = 64'h0A0A5050A5A50505;
defparam \H3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N54
cyclonev_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = ( \U|DP|c [14] & ( (!\U|DP|c [15] & ((!\U|DP|c [13]) # (\U|DP|c [12]))) ) ) # ( !\U|DP|c [14] & ( (\U|DP|c [12] & ((!\U|DP|c [13]) # (!\U|DP|c [15]))) ) )

	.dataa(!\U|DP|c [13]),
	.datab(!\U|DP|c [12]),
	.datac(!\U|DP|c [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\U|DP|c [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr2~0 .extended_lut = "off";
defparam \H3|WideOr2~0 .lut_mask = 64'h32323232B0B0B0B0;
defparam \H3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N57
cyclonev_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = (!\U|DP|c [13] & (\U|DP|c [12] & (!\U|DP|c [14] $ (\U|DP|c [15])))) # (\U|DP|c [13] & (!\U|DP|c [15] & ((!\U|DP|c [14]) # (\U|DP|c [12]))))

	.dataa(!\U|DP|c [13]),
	.datab(!\U|DP|c [12]),
	.datac(!\U|DP|c [14]),
	.datad(!\U|DP|c [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr1~0 .extended_lut = "off";
defparam \H3|WideOr1~0 .lut_mask = 64'h7102710271027102;
defparam \H3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N30
cyclonev_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = ( \U|DP|c [15] & ( \U|DP|c [13] ) ) # ( !\U|DP|c [15] & ( \U|DP|c [13] & ( (!\U|DP|c [14]) # (!\U|DP|c [12]) ) ) ) # ( \U|DP|c [15] & ( !\U|DP|c [13] & ( (!\U|DP|c [14]) # (\U|DP|c [12]) ) ) ) # ( !\U|DP|c [15] & ( !\U|DP|c [13] & 
// ( \U|DP|c [14] ) ) )

	.dataa(gnd),
	.datab(!\U|DP|c [14]),
	.datac(!\U|DP|c [12]),
	.datad(gnd),
	.datae(!\U|DP|c [15]),
	.dataf(!\U|DP|c [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr0~0 .extended_lut = "off";
defparam \H3|WideOr0~0 .lut_mask = 64'h3333CFCFFCFCFFFF;
defparam \H3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N18
cyclonev_lcell_comb \U|DP|ALUModule|WideNor0~2 (
// Equation(s):
// \U|DP|ALUModule|WideNor0~2_combout  = ( !\U|DP|ALUModule|Mux4~0_combout  & ( (!\U|DP|ALUModule|Mux13~0_combout  & (!\U|DP|ALUModule|Mux6~0_combout  & (!\U|DP|ALUModule|Mux5~0_combout  & !\U|DP|ALUModule|Mux1~0_combout ))) ) )

	.dataa(!\U|DP|ALUModule|Mux13~0_combout ),
	.datab(!\U|DP|ALUModule|Mux6~0_combout ),
	.datac(!\U|DP|ALUModule|Mux5~0_combout ),
	.datad(!\U|DP|ALUModule|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\U|DP|ALUModule|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|WideNor0~2 .extended_lut = "off";
defparam \U|DP|ALUModule|WideNor0~2 .lut_mask = 64'h8000800000000000;
defparam \U|DP|ALUModule|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N51
cyclonev_lcell_comb \U|DP|ALUModule|WideNor0~1 (
// Equation(s):
// \U|DP|ALUModule|WideNor0~1_combout  = ( !\U|DP|ALUModule|Mux10~0_combout  & ( !\U|DP|ALUModule|Mux9~0_combout  & ( (!\U|DP|ALUModule|Mux7~0_combout  & (!\U|DP|ALUModule|Mux12~0_combout  & (!\U|DP|ALUModule|Mux8~0_combout  & 
// !\U|DP|ALUModule|Mux11~0_combout ))) ) ) )

	.dataa(!\U|DP|ALUModule|Mux7~0_combout ),
	.datab(!\U|DP|ALUModule|Mux12~0_combout ),
	.datac(!\U|DP|ALUModule|Mux8~0_combout ),
	.datad(!\U|DP|ALUModule|Mux11~0_combout ),
	.datae(!\U|DP|ALUModule|Mux10~0_combout ),
	.dataf(!\U|DP|ALUModule|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|WideNor0~1 .extended_lut = "off";
defparam \U|DP|ALUModule|WideNor0~1 .lut_mask = 64'h8000000000000000;
defparam \U|DP|ALUModule|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N51
cyclonev_lcell_comb \U|DP|ALUModule|WideNor0~0 (
// Equation(s):
// \U|DP|ALUModule|WideNor0~0_combout  = (!\U|DP|ALUModule|Mux15~0_combout  & !\U|DP|ALUModule|Mux14~0_combout )

	.dataa(!\U|DP|ALUModule|Mux15~0_combout ),
	.datab(!\U|DP|ALUModule|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|WideNor0~0 .extended_lut = "off";
defparam \U|DP|ALUModule|WideNor0~0 .lut_mask = 64'h8888888888888888;
defparam \U|DP|ALUModule|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \U|DP|ALUModule|WideNor0 (
// Equation(s):
// \U|DP|ALUModule|WideNor0~combout  = ( !\U|DP|ALUModule|Mux0~0_combout  & ( \U|DP|ALUModule|WideNor0~0_combout  & ( (!\U|DP|ALUModule|Mux3~0_combout  & (!\U|DP|ALUModule|Mux2~0_combout  & (\U|DP|ALUModule|WideNor0~2_combout  & 
// \U|DP|ALUModule|WideNor0~1_combout ))) ) ) )

	.dataa(!\U|DP|ALUModule|Mux3~0_combout ),
	.datab(!\U|DP|ALUModule|Mux2~0_combout ),
	.datac(!\U|DP|ALUModule|WideNor0~2_combout ),
	.datad(!\U|DP|ALUModule|WideNor0~1_combout ),
	.datae(!\U|DP|ALUModule|Mux0~0_combout ),
	.dataf(!\U|DP|ALUModule|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|WideNor0 .extended_lut = "off";
defparam \U|DP|ALUModule|WideNor0 .lut_mask = 64'h0000000000080000;
defparam \U|DP|ALUModule|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N37
dffeas \U|DP|status_out[2] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|ALUModule|WideNor0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|status_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|status_out[2] .is_wysiwyg = "true";
defparam \U|DP|status_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N30
cyclonev_lcell_comb \U|DP|ALUModule|Mux16~0 (
// Equation(s):
// \U|DP|ALUModule|Mux16~0_combout  = ( \U|InstructionReg|Q [11] & ( \U|DP|A_in_ALU[15]~0_combout  & ( (!\U|InstructionReg|Q [12] & (!\U|DP|FileShifter|Mux0~0_combout  & !\U|DP|ALUModule|Add1~61_sumout )) ) ) ) # ( !\U|InstructionReg|Q [11] & ( 
// \U|DP|A_in_ALU[15]~0_combout  & ( (!\U|InstructionReg|Q [12] & (\U|DP|FileShifter|Mux0~0_combout  & !\U|DP|ALUModule|Add0~61_sumout )) ) ) ) # ( \U|InstructionReg|Q [11] & ( !\U|DP|A_in_ALU[15]~0_combout  & ( (!\U|InstructionReg|Q [12] & 
// (\U|DP|FileShifter|Mux0~0_combout  & \U|DP|ALUModule|Add1~61_sumout )) ) ) ) # ( !\U|InstructionReg|Q [11] & ( !\U|DP|A_in_ALU[15]~0_combout  & ( (!\U|InstructionReg|Q [12] & (!\U|DP|FileShifter|Mux0~0_combout  & \U|DP|ALUModule|Add0~61_sumout )) ) ) )

	.dataa(!\U|InstructionReg|Q [12]),
	.datab(!\U|DP|FileShifter|Mux0~0_combout ),
	.datac(!\U|DP|ALUModule|Add0~61_sumout ),
	.datad(!\U|DP|ALUModule|Add1~61_sumout ),
	.datae(!\U|InstructionReg|Q [11]),
	.dataf(!\U|DP|A_in_ALU[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\U|DP|ALUModule|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \U|DP|ALUModule|Mux16~0 .extended_lut = "off";
defparam \U|DP|ALUModule|Mux16~0 .lut_mask = 64'h0808002220208800;
defparam \U|DP|ALUModule|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N31
dffeas \U|DP|status_out[1] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(\U|DP|ALUModule|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U|FSM|currentState.0111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|status_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|status_out[1] .is_wysiwyg = "true";
defparam \U|DP|status_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N46
dffeas \U|DP|status_out[0] (
	.clk(!\KEY[0]~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\U|DP|ALUModule|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U|FSM|currentState.0111~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U|DP|status_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U|DP|status_out[0] .is_wysiwyg = "true";
defparam \U|DP|status_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
