INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Siva/project_1/project_1.srcs/sources_1/new/digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digital_clock'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Siva/project_1/project_1.srcs/sim_1/new/tb_digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_digital_clock'
