Analysis & Synthesis report for FinalProject
Thu Nov 28 18:47:30 2013
Quartus II 64-Bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |FinalProject|audio3:comb_44|I2C_AV_Config:u3|mSetup_ST
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: audio3:comb_44
 17. Parameter Settings for User Entity Instance: audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: audio3:comb_44|I2C_AV_Config:u3
 19. Parameter Settings for User Entity Instance: audio3:comb_44|audio_clock:u4
 20. Parameter Settings for User Entity Instance: audio3:comb_44|sine_table:sig1
 21. Parameter Settings for User Entity Instance: audio3:comb_44|sine_table:sig2
 22. Parameter Settings for Inferred Entity Instance: audio3:comb_44|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: audio3:comb_44|lpm_mult:Mult1
 24. altpll Parameter Settings by Entity Instance
 25. lpm_mult Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "counter_dec:comb_53"
 27. Port Connectivity Checks: "counter_dec:comb_52"
 28. Port Connectivity Checks: "counter_dec:comb_49"
 29. Port Connectivity Checks: "counter_dec:comb_48"
 30. Port Connectivity Checks: "audio3:comb_44|audio_converter:u5"
 31. Port Connectivity Checks: "audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0"
 32. Port Connectivity Checks: "audio3:comb_44|VGA_Audio_PLL:p1"
 33. Port Connectivity Checks: "audio3:comb_44"
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 28 18:47:30 2013          ;
; Quartus II 64-Bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Full Version ;
; Revision Name                      ; FinalProject                                   ;
; Top-level Entity Name              ; FinalProject                                   ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 1,377                                          ;
;     Total combinational functions  ; 1,352                                          ;
;     Dedicated logic registers      ; 418                                            ;
; Total registers                    ; 418                                            ;
; Total pins                         ; 107                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; FinalProject       ; FinalProject       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------+
; finalproject.v                   ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/finalproject.v          ;
; audio3.v                         ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/audio3.v                ;
; reset_delay.v                    ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/reset_delay.v           ;
; vga_audio_pll.v                  ; yes             ; Auto-Found Wizard-Generated File  ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/vga_audio_pll.v         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altpll.tdf              ;
; aglobal111.inc                   ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/aglobal111.inc          ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; i2c_av_config.v                  ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/i2c_av_config.v         ;
; i2c_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/i2c_controller.v        ;
; audio_clock.v                    ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/audio_clock.v           ;
; audio_converter.v                ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/audio_converter.v       ;
; sine_table.v                     ; yes             ; Auto-Found Verilog HDL File       ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/sine_table.v            ;
; lpm_mult.tdf                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; multcore.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/dffpipe.inc             ;
; mpar_add.tdf                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; add_sub_3ch.tdf                  ; yes             ; Auto-Found AHDL File              ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/db/add_sub_3ch.tdf      ;
; add_sub_7ch.tdf                  ; yes             ; Auto-Found AHDL File              ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/db/add_sub_7ch.tdf      ;
; altshift.tdf                     ; yes             ; Megafunction                      ; c:/altera/11.1/quartus/libraries/megafunctions/altshift.tdf            ;
+----------------------------------+-----------------+-----------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,377    ;
;                                             ;          ;
; Total combinational functions               ; 1352     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 789      ;
;     -- 3 input functions                    ; 249      ;
;     -- <=2 input functions                  ; 314      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 990      ;
;     -- arithmetic mode                      ; 362      ;
;                                             ;          ;
; Total registers                             ; 418      ;
;     -- Dedicated logic registers            ; 418      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 107      ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 264      ;
; Total fan-out                               ; 5851     ;
; Average fan-out                             ; 3.12     ;
+---------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FinalProject                                     ; 1352 (6)          ; 418 (0)      ; 0           ; 0            ; 0       ; 0         ; 107  ; 0            ; |FinalProject                                                                                                                                       ;              ;
;    |audio3:comb_44|                               ; 922 (62)          ; 174 (62)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44                                                                                                                        ;              ;
;       |I2C_AV_Config:u3|                          ; 167 (117)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|I2C_AV_Config:u3                                                                                                       ;              ;
;          |I2C_Controller:u0|                      ; 50 (50)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0                                                                                     ;              ;
;       |Reset_Delay:r0|                            ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|Reset_Delay:r0                                                                                                         ;              ;
;       |VGA_Audio_PLL:p1|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|VGA_Audio_PLL:p1                                                                                                       ;              ;
;          |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component                                                                               ;              ;
;       |audio_clock:u4|                            ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|audio_clock:u4                                                                                                         ;              ;
;       |audio_converter:u5|                        ; 57 (57)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|audio_converter:u5                                                                                                     ;              ;
;       |lpm_mult:Mult0|                            ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 53 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_3ch:auto_generated|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_7ch:auto_generated| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ;              ;
;       |lpm_mult:Mult1|                            ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1                                                                                                         ;              ;
;          |multcore:mult_core|                     ; 53 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core                                                                                      ;              ;
;             |mpar_add:padder|                     ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                |lpm_add_sub:adder[0]|             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                   |add_sub_3ch:auto_generated|    ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                      ;              ;
;                |mpar_add:sub_par_add|             ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                   |lpm_add_sub:adder[0]|          ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                      |add_sub_7ch:auto_generated| ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated ;              ;
;       |sine_table:sig1|                           ; 247 (247)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|sine_table:sig1                                                                                                        ;              ;
;       |sine_table:sig2|                           ; 238 (238)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|audio3:comb_44|sine_table:sig2                                                                                                        ;              ;
;    |beep_clock_p1:comb_42|                        ; 67 (67)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|beep_clock_p1:comb_42                                                                                                                 ;              ;
;    |beep_clock_p2:comb_43|                        ; 67 (67)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|beep_clock_p2:comb_43                                                                                                                 ;              ;
;    |cooldown:comb_15|                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|cooldown:comb_15                                                                                                                      ;              ;
;    |cooldown:comb_17|                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|cooldown:comb_17                                                                                                                      ;              ;
;    |cooldown:comb_19|                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|cooldown:comb_19                                                                                                                      ;              ;
;    |cooldown:comb_21|                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|cooldown:comb_21                                                                                                                      ;              ;
;    |counter_dec:comb_46|                          ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|counter_dec:comb_46                                                                                                                   ;              ;
;    |counter_dec:comb_47|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|counter_dec:comb_47                                                                                                                   ;              ;
;    |counter_dec:comb_50|                          ; 4 (4)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|counter_dec:comb_50                                                                                                                   ;              ;
;    |counter_dec:comb_51|                          ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|counter_dec:comb_51                                                                                                                   ;              ;
;    |decoder_7seg_dec:comb_54|                     ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|decoder_7seg_dec:comb_54                                                                                                              ;              ;
;    |decoder_7seg_dec:comb_55|                     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|decoder_7seg_dec:comb_55                                                                                                              ;              ;
;    |decoder_7seg_dec:comb_56|                     ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|decoder_7seg_dec:comb_56                                                                                                              ;              ;
;    |decoder_7seg_dec:comb_57|                     ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|decoder_7seg_dec:comb_57                                                                                                              ;              ;
;    |signal_to_pulse:comb_11|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_11                                                                                                               ;              ;
;    |signal_to_pulse:comb_12|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_12                                                                                                               ;              ;
;    |signal_to_pulse:comb_13|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_13                                                                                                               ;              ;
;    |signal_to_pulse:comb_14|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_14                                                                                                               ;              ;
;    |signal_to_pulse:comb_32|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_32                                                                                                               ;              ;
;    |signal_to_pulse:comb_34|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_34                                                                                                               ;              ;
;    |signal_to_pulse:comb_36|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_36                                                                                                               ;              ;
;    |signal_to_pulse:comb_38|                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FinalProject|signal_to_pulse:comb_38                                                                                                               ;              ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                               ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |FinalProject|audio3:comb_44|VGA_Audio_PLL:p1 ; //SRVD/Homes$/walker88/Desktop/PROJECT 2PLAYER/vga_audio_pll.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |FinalProject|audio3:comb_44|I2C_AV_Config:u3|mSetup_ST ;
+----------------+----------------+----------------+----------------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001       ;
+----------------+----------------+----------------+----------------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0                    ;
; mSetup_ST.0001 ; 1              ; 0              ; 1                    ;
; mSetup_ST.0010 ; 1              ; 1              ; 0                    ;
+----------------+----------------+----------------+----------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; decoder_7seg_dec:comb_54|pattern[0]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[1]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[2]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[3]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[4]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[5]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_54|pattern[6]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[0]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[1]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[2]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[3]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[4]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[5]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_55|pattern[6]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[0]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[1]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[2]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[3]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[4]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[5]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_56|pattern[6]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[0]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[1]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[2]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[3]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[4]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[5]                 ; GND                 ; yes                    ;
; decoder_7seg_dec:comb_57|pattern[6]                 ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 28  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal                                                   ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                               ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                               ;
; beep_clock_p2:comb_43|FREQ[2,5,6,10..30]                          ; Merged with beep_clock_p2:comb_43|FREQ[31]                           ;
; beep_clock_p2:comb_43|FREQ[0]                                     ; Merged with beep_clock_p2:comb_43|FREQ[1]                            ;
; beep_clock_p1:comb_42|FREQ[2,5,6,10..30]                          ; Merged with beep_clock_p1:comb_42|FREQ[31]                           ;
; beep_clock_p1:comb_42|FREQ[0]                                     ; Merged with beep_clock_p1:comb_42|FREQ[1]                            ;
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[20,21]                  ; Merged with audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[18]            ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]       ; Merged with audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
; beep_clock_p2:comb_43|FREQ[31]                                    ; Stuck at GND due to stuck port data_in                               ;
; beep_clock_p1:comb_42|FREQ[31]                                    ; Stuck at GND due to stuck port data_in                               ;
; audio3:comb_44|dds_phase2[0]                                      ; Stuck at GND due to stuck port data_in                               ;
; audio3:comb_44|dds_phase[0]                                       ; Stuck at GND due to stuck port data_in                               ;
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[18]                     ; Merged with audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[22]            ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[18]          ; Merged with audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[22] ;
; audio3:comb_44|I2C_AV_Config:u3|mSetup_ST~9                       ; Lost fanout                                                          ;
; audio3:comb_44|I2C_AV_Config:u3|mSetup_ST~10                      ; Lost fanout                                                          ;
; audio3:comb_44|audio_clock:u4|BCK_DIV[3]                          ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 71                            ;                                                                      ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                   ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[23] ;
;                                               ; due to stuck port data_in ;                                                          ;
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[19] ;
;                                               ; due to stuck port data_in ;                                                          ;
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[17] ;
;                                               ; due to stuck port data_in ;                                                          ;
; audio3:comb_44|I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD[16] ;
;                                               ; due to stuck port data_in ;                                                          ;
+-----------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 418   ;
; Number of registers using Synchronous Clear  ; 25    ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 363   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 74    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2] ; 18      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3] ; 22      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4] ; 11      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SCLK          ; 3       ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|END           ; 5       ;
; beep_clock_p2:comb_43|EN                                        ; 2       ;
; beep_clock_p1:comb_42|EN                                        ; 2       ;
; audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0|SDO           ; 4       ;
; signal_to_pulse:comb_11|en                                      ; 2       ;
; signal_to_pulse:comb_12|en                                      ; 2       ;
; signal_to_pulse:comb_13|en                                      ; 2       ;
; signal_to_pulse:comb_14|en                                      ; 2       ;
; signal_to_pulse:comb_32|en                                      ; 2       ;
; signal_to_pulse:comb_34|en                                      ; 2       ;
; signal_to_pulse:comb_36|en                                      ; 2       ;
; signal_to_pulse:comb_38|en                                      ; 2       ;
; Total number of inverted registers = 19                         ;         ;
+-----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                        ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |FinalProject|beep_clock_p1:comb_42|FREQ[8]       ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; |FinalProject|beep_clock_p2:comb_43|FREQ[1]       ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |FinalProject|decoder_7seg_dec:comb_54|pattern[6] ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |FinalProject|decoder_7seg_dec:comb_55|pattern[4] ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |FinalProject|decoder_7seg_dec:comb_56|pattern[4] ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |FinalProject|decoder_7seg_dec:comb_57|pattern[6] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------+----------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44 ;
+----------------+---------+----------------------------------+
; Parameter Name ; Value   ; Type                             ;
+----------------+---------+----------------------------------+
; BLANK          ; 1111111 ; Unsigned Binary                  ;
+----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------+
; Parameter Name                ; Value             ; Type                                             ;
+-------------------------------+-------------------+--------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                          ;
; PLL_TYPE                      ; FAST              ; Untyped                                          ;
; LPM_HINT                      ; UNUSED            ; Untyped                                          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                          ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                          ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                          ;
; LOCK_HIGH                     ; 1                 ; Untyped                                          ;
; LOCK_LOW                      ; 1                 ; Untyped                                          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                          ;
; SKIP_VCO                      ; OFF               ; Untyped                                          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                          ;
; BANDWIDTH                     ; 0                 ; Untyped                                          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                          ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                          ;
; CLK2_MULTIPLY_BY              ; 14                ; Signed Integer                                   ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                   ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                          ;
; CLK2_DIVIDE_BY                ; 15                ; Signed Integer                                   ;
; CLK1_DIVIDE_BY                ; 3                 ; Signed Integer                                   ;
; CLK0_DIVIDE_BY                ; 15                ; Signed Integer                                   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK2_PHASE_SHIFT              ; -9921             ; Untyped                                          ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                          ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                          ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                          ;
; VCO_MIN                       ; 0                 ; Untyped                                          ;
; VCO_MAX                       ; 0                 ; Untyped                                          ;
; VCO_CENTER                    ; 0                 ; Untyped                                          ;
; PFD_MIN                       ; 0                 ; Untyped                                          ;
; PFD_MAX                       ; 0                 ; Untyped                                          ;
; M_INITIAL                     ; 0                 ; Untyped                                          ;
; M                             ; 0                 ; Untyped                                          ;
; N                             ; 1                 ; Untyped                                          ;
; M2                            ; 1                 ; Untyped                                          ;
; N2                            ; 1                 ; Untyped                                          ;
; SS                            ; 1                 ; Untyped                                          ;
; C0_HIGH                       ; 0                 ; Untyped                                          ;
; C1_HIGH                       ; 0                 ; Untyped                                          ;
; C2_HIGH                       ; 0                 ; Untyped                                          ;
; C3_HIGH                       ; 0                 ; Untyped                                          ;
; C4_HIGH                       ; 0                 ; Untyped                                          ;
; C5_HIGH                       ; 0                 ; Untyped                                          ;
; C6_HIGH                       ; 0                 ; Untyped                                          ;
; C7_HIGH                       ; 0                 ; Untyped                                          ;
; C8_HIGH                       ; 0                 ; Untyped                                          ;
; C9_HIGH                       ; 0                 ; Untyped                                          ;
; C0_LOW                        ; 0                 ; Untyped                                          ;
; C1_LOW                        ; 0                 ; Untyped                                          ;
; C2_LOW                        ; 0                 ; Untyped                                          ;
; C3_LOW                        ; 0                 ; Untyped                                          ;
; C4_LOW                        ; 0                 ; Untyped                                          ;
; C5_LOW                        ; 0                 ; Untyped                                          ;
; C6_LOW                        ; 0                 ; Untyped                                          ;
; C7_LOW                        ; 0                 ; Untyped                                          ;
; C8_LOW                        ; 0                 ; Untyped                                          ;
; C9_LOW                        ; 0                 ; Untyped                                          ;
; C0_INITIAL                    ; 0                 ; Untyped                                          ;
; C1_INITIAL                    ; 0                 ; Untyped                                          ;
; C2_INITIAL                    ; 0                 ; Untyped                                          ;
; C3_INITIAL                    ; 0                 ; Untyped                                          ;
; C4_INITIAL                    ; 0                 ; Untyped                                          ;
; C5_INITIAL                    ; 0                 ; Untyped                                          ;
; C6_INITIAL                    ; 0                 ; Untyped                                          ;
; C7_INITIAL                    ; 0                 ; Untyped                                          ;
; C8_INITIAL                    ; 0                 ; Untyped                                          ;
; C9_INITIAL                    ; 0                 ; Untyped                                          ;
; C0_MODE                       ; BYPASS            ; Untyped                                          ;
; C1_MODE                       ; BYPASS            ; Untyped                                          ;
; C2_MODE                       ; BYPASS            ; Untyped                                          ;
; C3_MODE                       ; BYPASS            ; Untyped                                          ;
; C4_MODE                       ; BYPASS            ; Untyped                                          ;
; C5_MODE                       ; BYPASS            ; Untyped                                          ;
; C6_MODE                       ; BYPASS            ; Untyped                                          ;
; C7_MODE                       ; BYPASS            ; Untyped                                          ;
; C8_MODE                       ; BYPASS            ; Untyped                                          ;
; C9_MODE                       ; BYPASS            ; Untyped                                          ;
; C0_PH                         ; 0                 ; Untyped                                          ;
; C1_PH                         ; 0                 ; Untyped                                          ;
; C2_PH                         ; 0                 ; Untyped                                          ;
; C3_PH                         ; 0                 ; Untyped                                          ;
; C4_PH                         ; 0                 ; Untyped                                          ;
; C5_PH                         ; 0                 ; Untyped                                          ;
; C6_PH                         ; 0                 ; Untyped                                          ;
; C7_PH                         ; 0                 ; Untyped                                          ;
; C8_PH                         ; 0                 ; Untyped                                          ;
; C9_PH                         ; 0                 ; Untyped                                          ;
; L0_HIGH                       ; 1                 ; Untyped                                          ;
; L1_HIGH                       ; 1                 ; Untyped                                          ;
; G0_HIGH                       ; 1                 ; Untyped                                          ;
; G1_HIGH                       ; 1                 ; Untyped                                          ;
; G2_HIGH                       ; 1                 ; Untyped                                          ;
; G3_HIGH                       ; 1                 ; Untyped                                          ;
; E0_HIGH                       ; 1                 ; Untyped                                          ;
; E1_HIGH                       ; 1                 ; Untyped                                          ;
; E2_HIGH                       ; 1                 ; Untyped                                          ;
; E3_HIGH                       ; 1                 ; Untyped                                          ;
; L0_LOW                        ; 1                 ; Untyped                                          ;
; L1_LOW                        ; 1                 ; Untyped                                          ;
; G0_LOW                        ; 1                 ; Untyped                                          ;
; G1_LOW                        ; 1                 ; Untyped                                          ;
; G2_LOW                        ; 1                 ; Untyped                                          ;
; G3_LOW                        ; 1                 ; Untyped                                          ;
; E0_LOW                        ; 1                 ; Untyped                                          ;
; E1_LOW                        ; 1                 ; Untyped                                          ;
; E2_LOW                        ; 1                 ; Untyped                                          ;
; E3_LOW                        ; 1                 ; Untyped                                          ;
; L0_INITIAL                    ; 1                 ; Untyped                                          ;
; L1_INITIAL                    ; 1                 ; Untyped                                          ;
; G0_INITIAL                    ; 1                 ; Untyped                                          ;
; G1_INITIAL                    ; 1                 ; Untyped                                          ;
; G2_INITIAL                    ; 1                 ; Untyped                                          ;
; G3_INITIAL                    ; 1                 ; Untyped                                          ;
; E0_INITIAL                    ; 1                 ; Untyped                                          ;
; E1_INITIAL                    ; 1                 ; Untyped                                          ;
; E2_INITIAL                    ; 1                 ; Untyped                                          ;
; E3_INITIAL                    ; 1                 ; Untyped                                          ;
; L0_MODE                       ; BYPASS            ; Untyped                                          ;
; L1_MODE                       ; BYPASS            ; Untyped                                          ;
; G0_MODE                       ; BYPASS            ; Untyped                                          ;
; G1_MODE                       ; BYPASS            ; Untyped                                          ;
; G2_MODE                       ; BYPASS            ; Untyped                                          ;
; G3_MODE                       ; BYPASS            ; Untyped                                          ;
; E0_MODE                       ; BYPASS            ; Untyped                                          ;
; E1_MODE                       ; BYPASS            ; Untyped                                          ;
; E2_MODE                       ; BYPASS            ; Untyped                                          ;
; E3_MODE                       ; BYPASS            ; Untyped                                          ;
; L0_PH                         ; 0                 ; Untyped                                          ;
; L1_PH                         ; 0                 ; Untyped                                          ;
; G0_PH                         ; 0                 ; Untyped                                          ;
; G1_PH                         ; 0                 ; Untyped                                          ;
; G2_PH                         ; 0                 ; Untyped                                          ;
; G3_PH                         ; 0                 ; Untyped                                          ;
; E0_PH                         ; 0                 ; Untyped                                          ;
; E1_PH                         ; 0                 ; Untyped                                          ;
; E2_PH                         ; 0                 ; Untyped                                          ;
; E3_PH                         ; 0                 ; Untyped                                          ;
; M_PH                          ; 0                 ; Untyped                                          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                          ;
; CLK0_COUNTER                  ; G0                ; Untyped                                          ;
; CLK1_COUNTER                  ; G0                ; Untyped                                          ;
; CLK2_COUNTER                  ; G0                ; Untyped                                          ;
; CLK3_COUNTER                  ; G0                ; Untyped                                          ;
; CLK4_COUNTER                  ; G0                ; Untyped                                          ;
; CLK5_COUNTER                  ; G0                ; Untyped                                          ;
; CLK6_COUNTER                  ; E0                ; Untyped                                          ;
; CLK7_COUNTER                  ; E1                ; Untyped                                          ;
; CLK8_COUNTER                  ; E2                ; Untyped                                          ;
; CLK9_COUNTER                  ; E3                ; Untyped                                          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                          ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                          ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                          ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                          ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                          ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                          ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                          ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                          ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                          ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                   ;
+-------------------------------+-------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44|I2C_AV_Config:u3 ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                   ;
; I2C_Freq       ; 20000    ; Signed Integer                                   ;
; LUT_SIZE       ; 51       ; Signed Integer                                   ;
; Dummy_DATA     ; 0        ; Signed Integer                                   ;
; SET_LIN_L      ; 1        ; Signed Integer                                   ;
; SET_LIN_R      ; 2        ; Signed Integer                                   ;
; SET_HEAD_L     ; 3        ; Signed Integer                                   ;
; SET_HEAD_R     ; 4        ; Signed Integer                                   ;
; A_PATH_CTRL    ; 5        ; Signed Integer                                   ;
; D_PATH_CTRL    ; 6        ; Signed Integer                                   ;
; POWER_ON       ; 7        ; Signed Integer                                   ;
; SET_FORMAT     ; 8        ; Signed Integer                                   ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                                   ;
; SET_ACTIVE     ; 10       ; Signed Integer                                   ;
; SET_VIDEO      ; 11       ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44|audio_clock:u4 ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; REF_CLK        ; 18432000 ; Signed Integer                                 ;
; SAMPLE_RATE    ; 48000    ; Signed Integer                                 ;
; DATA_WIDTH     ; 16       ; Signed Integer                                 ;
; CHANNEL_NUM    ; 2        ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44|sine_table:sig1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; PERIOD         ; 256   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio3:comb_44|sine_table:sig2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; PERIOD         ; 256   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio3:comb_44|lpm_mult:Mult0    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 17         ; Untyped             ;
; LPM_WIDTHP                                     ; 27         ; Untyped             ;
; LPM_WIDTHR                                     ; 27         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: audio3:comb_44|lpm_mult:Mult1    ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 17         ; Untyped             ;
; LPM_WIDTHP                                     ; 27         ; Untyped             ;
; LPM_WIDTHR                                     ; 27         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                            ;
+-------------------------------+---------------------------------------------------------+
; Name                          ; Value                                                   ;
+-------------------------------+---------------------------------------------------------+
; Number of entity instances    ; 1                                                       ;
; Entity Instance               ; audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                  ;
;     -- PLL_TYPE               ; FAST                                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                                       ;
+-------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                        ;
+---------------------------------------+-------------------------------+
; Name                                  ; Value                         ;
+---------------------------------------+-------------------------------+
; Number of entity instances            ; 2                             ;
; Entity Instance                       ; audio3:comb_44|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 17                            ;
;     -- LPM_WIDTHP                     ; 27                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
; Entity Instance                       ; audio3:comb_44|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                            ;
;     -- LPM_WIDTHB                     ; 17                            ;
;     -- LPM_WIDTHP                     ; 27                            ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                            ;
;     -- INPUT_B_IS_CONSTANT            ; YES                           ;
;     -- USE_EAB                        ; OFF                           ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                          ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                            ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                            ;
+---------------------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_dec:comb_53"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; OUT      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OVERFLOW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_dec:comb_52"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; OUT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_dec:comb_49"                                                                    ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; OUT      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; OVERFLOW ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_dec:comb_48"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; OUT  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio3:comb_44|audio_converter:u5"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; AUD_inL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; AUD_inR ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio3:comb_44|VGA_Audio_PLL:p1"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio3:comb_44"                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; KEY  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "KEY[3..1]" will be connected to GND.  ;
; SW   ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (18 bits) it drives.  Extra input bit(s) "SW[17..2]" will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Nov 28 18:46:56 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file finalproject.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project
    Info (12023): Found entity 1: FinalProject
    Info (12023): Found entity 2: beep_clock_p1
    Info (12023): Found entity 3: beep_clock_p2
    Info (12023): Found entity 4: cooldown
    Info (12023): Found entity 5: signal_to_pulse
    Info (12023): Found entity 6: flash_clock
    Info (12023): Found entity 7: counter_dec
    Info (12023): Found entity 8: decoder_7seg_dec
Warning (10236): Verilog HDL Implicit Net warning at finalproject.v(164): created implicit net for "re"
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(97): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(98): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(99): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(100): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(110): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(111): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(112): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(113): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(140): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(141): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(142): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(143): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(157): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(159): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(162): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(167): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(168): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(169): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(170): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(172): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(173): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(174): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(175): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(178): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(179): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(181): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at finalproject.v(182): instance has no name
Info (12127): Elaborating entity "FinalProject" for the top level hierarchy
Warning (10034): Output port "HEX0" at finalproject.v(75) has no driver
Warning (10034): Output port "HEX1" at finalproject.v(75) has no driver
Warning (10034): Output port "HEX2" at finalproject.v(75) has no driver
Warning (10034): Output port "HEX3" at finalproject.v(75) has no driver
Warning (10034): Output port "LEDR[17..8]" at finalproject.v(191) has no driver
Info (12128): Elaborating entity "signal_to_pulse" for hierarchy "signal_to_pulse:comb_11"
Info (12128): Elaborating entity "cooldown" for hierarchy "cooldown:comb_15"
Info (12128): Elaborating entity "beep_clock_p1" for hierarchy "beep_clock_p1:comb_42"
Info (12128): Elaborating entity "beep_clock_p2" for hierarchy "beep_clock_p2:comb_43"
Warning (12125): Using design file audio3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio3
Warning (10236): Verilog HDL Implicit Net warning at audio3.v(67): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at audio3.v(68): created implicit net for "AUD_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at audio3.v(69): created implicit net for "VGA_CLK"
Info (12128): Elaborating entity "audio3" for hierarchy "audio3:comb_44"
Warning (10036): Verilog HDL or VHDL warning at audio3.v(30): object "RST" assigned a value but never read
Warning (12125): Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Reset_Delay
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "audio3:comb_44|Reset_Delay:r0"
Warning (12125): Using design file vga_audio_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "audio3:comb_44|VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "15"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "3"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "15"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "14"
    Info (12134): Parameter "clk2_phase_shift" = "-9921"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
Warning (12125): Using design file i2c_av_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_AV_Config
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "audio3:comb_44|I2C_AV_Config:u3"
Warning (12125): Using design file i2c_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "audio3:comb_44|I2C_AV_Config:u3|I2C_Controller:u0"
Warning (12125): Using design file audio_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_clock
Info (12128): Elaborating entity "audio_clock" for hierarchy "audio3:comb_44|audio_clock:u4"
Warning (12125): Using design file audio_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_converter
Info (12128): Elaborating entity "audio_converter" for hierarchy "audio3:comb_44|audio_converter:u5"
Warning (12125): Using design file sine_table.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sine_table
Info (12128): Elaborating entity "sine_table" for hierarchy "audio3:comb_44|sine_table:sig1"
Info (12128): Elaborating entity "counter_dec" for hierarchy "counter_dec:comb_46"
Warning (10230): Verilog HDL assignment warning at finalproject.v(474): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "decoder_7seg_dec" for hierarchy "decoder_7seg_dec:comb_54"
Warning (10240): Verilog HDL Always Construct warning at finalproject.v(531): inferring latch(es) for variable "pattern", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pattern[0]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[1]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[2]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[3]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[4]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[5]" at finalproject.v(535)
Info (10041): Inferred latch for "pattern[6]" at finalproject.v(535)
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "audio3:comb_44|I2C_AV_Config:u3|Ram0" is uninferred due to asynchronous read logic
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "audio3:comb_44|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "audio3:comb_44|Mult1"
Info (12130): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "audio3:comb_44|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf
    Info (12023): Found entity 1: add_sub_3ch
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info (12023): Found entity 1: add_sub_7ch
Info (12131): Elaborated megafunction instantiation "audio3:comb_44|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "audio3:comb_44|lpm_mult:Mult0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[9]" is fed by VCC
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_BCLK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "signal_to_pulse:comb_11|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_11|out~_emulated" and latch "signal_to_pulse:comb_11|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_12|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_12|out~_emulated" and latch "signal_to_pulse:comb_12|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_13|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_13|out~_emulated" and latch "signal_to_pulse:comb_13|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_14|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_14|out~_emulated" and latch "signal_to_pulse:comb_14|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_32|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_32|out~_emulated" and latch "signal_to_pulse:comb_32|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_34|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_34|out~_emulated" and latch "signal_to_pulse:comb_34|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_36|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_36|out~_emulated" and latch "signal_to_pulse:comb_36|out~latch"
    Warning (13310): Register "signal_to_pulse:comb_38|out" is converted into an equivalent circuit using register "signal_to_pulse:comb_38|out~_emulated" and latch "signal_to_pulse:comb_38|out~latch"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[7]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Warning (18029): Output pin "LEDR[0]" driven by bidirectional pin "GPIO_0[0]" cannot be tri-stated
Warning (18029): Output pin "LEDR[1]" driven by bidirectional pin "GPIO_0[2]" cannot be tri-stated
Warning (18029): Output pin "LEDR[2]" driven by bidirectional pin "GPIO_0[4]" cannot be tri-stated
Warning (18029): Output pin "LEDR[3]" driven by bidirectional pin "GPIO_0[6]" cannot be tri-stated
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register cooldown:comb_15|out will power up to Low
    Critical Warning (18010): Register cooldown:comb_17|out will power up to Low
    Critical Warning (18010): Register cooldown:comb_19|out will power up to Low
    Critical Warning (18010): Register cooldown:comb_21|out will power up to Low
    Critical Warning (18010): Register beep_clock_p2:comb_43|EN will power up to High
    Critical Warning (18010): Register beep_clock_p1:comb_42|EN will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_11|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_12|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_13|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_14|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_32|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_34|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_36|en will power up to High
    Critical Warning (18010): Register signal_to_pulse:comb_38|en will power up to High
Info (17049): 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info (17050): Register "audio3:comb_44|I2C_AV_Config:u3|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "audio3:comb_44|I2C_AV_Config:u3|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "audio3:comb_44|VGA_Audio_PLL:p1|altpll:altpll_component|pll"
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 1495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 12 bidirectional pins
    Info (21061): Implemented 1387 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings
    Info: Peak virtual memory: 408 megabytes
    Info: Processing ended: Thu Nov 28 18:47:30 2013
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:25


