# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 15:41:41  April 01, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TopDE_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY TopDE
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:41:41  APRIL 01, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_FILE TopDE.v
set_global_assignment -name VERILOG_FILE Parametros.v
set_global_assignment -name VERILOG_FILE VGA/VgaAdapter.v
set_global_assignment -name VERILOG_FILE VGA/VGA_Interface.v
set_global_assignment -name VERILOG_FILE VGA/RegDisplay.v
set_global_assignment -name VERILOG_FILE VGA/MemoryVGA.v
set_global_assignment -name VERILOG_FILE VGA/HexFont.v
set_global_assignment -name VERILOG_FILE Tempo/reset_delay.v
set_global_assignment -name VERILOG_FILE Tempo/oneshot.v
set_global_assignment -name VERILOG_FILE Tempo/mono2.v
set_global_assignment -name VERILOG_FILE Tempo/CLOCK_Interface3.v
set_global_assignment -name VERILOG_FILE Tempo/Break_Interface.v
set_global_assignment -name VERILOG_FILE Tempo/break.v
set_global_assignment -name VERILOG_FILE stopwatch/STOPWATCH_Interface.v
set_global_assignment -name VERILOG_FILE stopwatch/Stopwatch_divider_clk.v
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/SyscallSynthControl.sv
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Synthesizer.sv
set_global_assignment -name VERILOG_FILE Sintetizador/SynthControl.v
set_global_assignment -name VERILOG_FILE Sintetizador/Sintetizador_Interface.v
set_global_assignment -name VERILOG_FILE Sintetizador/Sintetizador.v
set_global_assignment -name VERILOG_FILE Sintetizador/SineTable.v
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/SineCalculator.sv
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Oscillator.sv
set_global_assignment -name VERILOG_FILE Sintetizador/NoteTable.v
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Note.sv
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Filter.sv
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Envelope.sv
set_global_assignment -name SYSTEMVERILOG_FILE Sintetizador/Channel.sv
set_global_assignment -name VERILOG_FILE PS2/TecladoPS2_Interface3.v
set_global_assignment -name VERILOG_FILE PS2/tecladoPS2.v
set_global_assignment -name VERILOG_FILE PS2/scan2ascii.v
set_global_assignment -name VERILOG_FILE PS2/PS2_Controller.v
set_global_assignment -name VERILOG_FILE PS2/MousePS2_Interface.v
set_global_assignment -name VERILOG_FILE PS2/mouse_hugo.v
set_global_assignment -name VERILOG_FILE PS2/keyscan.v
set_global_assignment -name VERILOG_FILE PS2/keyboard2.v
set_global_assignment -name VERILOG_FILE PS2/Altera_UP_PS2_Data_In.v
set_global_assignment -name VERILOG_FILE PS2/Altera_UP_PS2_Command_Out.v
set_global_assignment -name VERILOG_FILE Memoria/UserDataBlock.v
set_global_assignment -name VERILOG_FILE Memoria/UserCodeBlock.v
set_global_assignment -name VERILOG_FILE Memoria/SysDataBlock.v
set_global_assignment -name VERILOG_FILE Memoria/SysCodeBlock.v
set_global_assignment -name VERILOG_FILE Memoria/SRAM_Interface.v
set_global_assignment -name VERILOG_FILE Memoria/MemStore.v
set_global_assignment -name VERILOG_FILE Memoria/Memory_Interface.v
set_global_assignment -name VERILOG_FILE Memoria/MemLoad.v
set_global_assignment -name VERILOG_FILE Memoria/DataMemory_Interface.v
set_global_assignment -name VERILOG_FILE Memoria/CodeMemory_Interface.v
set_global_assignment -name VERILOG_FILE Memoria/BootBlock.v
set_global_assignment -name VERILOG_FILE lfsr/lfsr_interface.v
set_global_assignment -name VERILOG_FILE lfsr/ifsr_word.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_transmitter.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_receiver.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_parameters.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_Interface.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_decoder.v
set_global_assignment -name VERILOG_FILE IrDA/IrDA_clk.v
set_global_assignment -name VERILOG_FILE Display7/Display7_Interface.v
set_global_assignment -name VERILOG_FILE Display7/decoder7.v
set_global_assignment -name VERILOG_FILE CPU/Registers.v
set_global_assignment -name VERILOG_FILE CPU/HazardUnitM.v
set_global_assignment -name VERILOG_FILE CPU/ForwardUnitM.v
set_global_assignment -name VERILOG_FILE CPU/Datapath_UNI.v
set_global_assignment -name VERILOG_FILE CPU/Datapath_PIPEM.v
set_global_assignment -name VERILOG_FILE CPU/Datapath_MULTI.v
set_global_assignment -name VERILOG_FILE CPU/CPU.v
set_global_assignment -name VERILOG_FILE CPU/Control_UNI.v
set_global_assignment -name VERILOG_FILE CPU/Control_PIPEM.v
set_global_assignment -name VERILOG_FILE CPU/Control_MULTI.v
set_global_assignment -name VERILOG_FILE CPU/Branch_PIPEM.v
set_global_assignment -name VERILOG_FILE CPU/ALUControl.v
set_global_assignment -name VERILOG_FILE CPU/ALU.v
set_global_assignment -name VERILOG_FILE Cop1/ula_fp.v
set_global_assignment -name VERILOG_FILE Cop1/sqrt_s.v
set_global_assignment -name VERILOG_FILE Cop1/mul_s.v
set_global_assignment -name VERILOG_FILE Cop1/FPURegisters.v
set_global_assignment -name VERILOG_FILE Cop1/FPALUControl.v
set_global_assignment -name VERILOG_FILE Cop1/FlagBank.v
set_global_assignment -name VERILOG_FILE Cop1/div_s.v
set_global_assignment -name VERILOG_FILE Cop1/cvt_w_s.v
set_global_assignment -name VERILOG_FILE Cop1/cvt_s_w.v
set_global_assignment -name VERILOG_FILE Cop1/c_comp.v
set_global_assignment -name VERILOG_FILE Cop1/add_sub.v
set_global_assignment -name VERILOG_FILE Cop1/abs_s.v
set_global_assignment -name VERILOG_FILE Cop0/COP0RegistersUNI.v
set_global_assignment -name VERILOG_FILE Cop0/COP0RegistersMULTI.v
set_global_assignment -name VERILOG_FILE AudioCODEC/I2C_Controller.v
set_global_assignment -name VERILOG_FILE AudioCODEC/I2C_AV_Config.v
set_global_assignment -name VERILOG_FILE AudioCODEC/AudioCODEC_Interface.v
set_global_assignment -name VERILOG_FILE AudioCODEC/audio_converter.v
set_global_assignment -name VERILOG_FILE AudioCODEC/audio_clock.v
set_global_assignment -name QIP_FILE Tempo/PLL_Main.qip
set_global_assignment -name SIP_FILE Tempo/PLL_Main.sip
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top