

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Mon Dec 30 01:10:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.963|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15689|  62729|  15689|  62729|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  15687|  62727|        11|          5|          1| 3136 ~ 12544 |    yes   |
        +----------+-------+-------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 5, D = 11, States = { 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 13 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 17 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln4 = sext i6 %input_width_read to i7" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 18 'sext' 'sext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i7 %input_height_read to i9" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 19 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln38_1_cast14 = zext i7 %sext_ln4 to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 20 'zext' 'zext_ln38_1_cast14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i6 %output_height_read to i9" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 21 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46_1_cast = zext i6 %output_width_read to i14" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'zext' 'zext_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i6 %output_width_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_58 = trunc i6 %output_height_read to i5" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 24 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i5 %empty_58 to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 25 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i5 %empty to i10" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 26 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.49ns)   --->   "%mul_ln4 = mul i10 %zext_ln4, %zext_ln4_1" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 27 'mul' 'mul_ln4' <Predicate = true> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %mul_ln4, i4 0)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 28 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.36ns)   --->   "%icmp_ln33 = icmp eq i5 %empty, 0" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.15>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten48 = phi i14 [ 0, %0 ], [ %add_ln23, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 31 'phi' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %select_ln24_2, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 32 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %select_ln32_1, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_h_0 = phi i5 [ 0, %0 ], [ %select_ln32, %hls_label_2 ]" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 34 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_w_0 = phi i5 [ 0, %0 ], [ %out_w, %hls_label_2 ]"   --->   Operation 35 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %out_d_0 to i9" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 36 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %out_d_0 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 37 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i5 %out_d_0 to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i7 %shl_ln to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 40 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%add_ln27 = add i8 %zext_ln27, %zext_ln27_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 41 'add' 'add_ln27' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (3.74ns)   --->   "%mul_ln38 = mul i9 %zext_ln46_1, %zext_ln38" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 42 'mul' 'mul_ln38' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.20ns)   --->   "%icmp_ln23 = icmp eq i14 %indvar_flatten48, %tmp_1" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 43 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%out_d = add i5 1, %out_d_0" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 44 'add' 'out_d' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.77ns)   --->   "%icmp_ln32 = icmp eq i10 %indvar_flatten, %mul_ln4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 45 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.21ns)   --->   "%select_ln24 = select i1 %icmp_ln32, i5 0, i5 %out_h_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 46 'select' 'select_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i5 %out_d to i9" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 47 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i5 %out_d to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln27_1 = trunc i5 %out_d to i4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 49 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln27_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln27_1, i3 0)" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 50 'bitconcatenate' 'shl_ln27_mid1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln27_3 = zext i7 %shl_ln27_mid1 to i8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 51 'zext' 'zext_ln27_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln27_1 = add i8 %zext_ln27_2, %zext_ln27_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 52 'add' 'add_ln27_1' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.24ns)   --->   "%select_ln24_1 = select i1 %icmp_ln32, i8 %add_ln27_1, i8 %add_ln27" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 53 'select' 'select_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %select_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 54 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 55 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 56 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_2 : Operation 57 [1/1] (3.74ns)   --->   "%mul_ln38_1 = mul i9 %zext_ln46_2, %zext_ln38" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 57 'mul' 'mul_ln38_1' <Predicate = (!icmp_ln23)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln33_1 = icmp eq i5 %out_w_0, %empty" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln33_1' <Predicate = (!icmp_ln23)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%out_h = add i5 1, %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 59 'add' 'out_h' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.96>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln38_2_cast = zext i5 %out_h_0 to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 60 'zext' 'zext_ln38_2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.82ns)   --->   "%tmp_0_0 = add i9 %zext_ln38_2_cast, %mul_ln38" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 61 'add' 'tmp_0_0' <Predicate = (!icmp_ln32)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%kernel_load = load i16* %kernel_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 62 'load' 'kernel_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln24 = add i8 1, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 63 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i8 %add_ln24 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 64 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_1" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'getelementptr' 'kernel_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 66 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln24_1 = add i8 2, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 67 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i8 %add_ln24_1 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 68 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_2" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'getelementptr' 'kernel_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 70 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node tmp_0_0_mid1)   --->   "%select_ln24_3 = select i1 %icmp_ln32, i9 %mul_ln38_1, i9 %mul_ln38" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 71 'select' 'select_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node tmp10_0_0_mid2_v_v)   --->   "%select_ln24_5 = select i1 %icmp_ln32, i9 %mul_ln38_1, i9 %tmp_0_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 72 'select' 'select_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.99ns)   --->   "%select_ln24_7 = select i1 %icmp_ln32, i1 %icmp_ln33, i1 %icmp_ln33_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 73 'select' 'select_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node out_w_0_mid2)   --->   "%empty_60 = or i1 %select_ln24_7, %icmp_ln32" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 74 'or' 'empty_60' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (1.21ns) (out node of the LUT)   --->   "%out_w_0_mid2 = select i1 %empty_60, i5 0, i5 %out_w_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 75 'select' 'out_w_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln38_2_cast_mid = zext i5 %out_h to i9" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 76 'zext' 'zext_ln38_2_cast_mid' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_0_0_mid1 = add i9 %zext_ln38_2_cast_mid, %select_ln24_3" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 77 'add' 'tmp_0_0_mid1' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp10_0_0_mid2_v_v = select i1 %select_ln24_7, i9 %tmp_0_0_mid1, i9 %select_ln24_5" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 78 'select' 'tmp10_0_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp10_0_0_mid2_v = zext i9 %tmp10_0_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 79 'zext' 'tmp10_0_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (4.35ns)   --->   "%tmp10_0_0_mid2 = mul i14 %zext_ln38_1_cast14, %tmp10_0_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 80 'mul' 'tmp10_0_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.82ns)   --->   "%tmp10_1_0_mid2_v_v = add i9 1, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 81 'add' 'tmp10_1_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp10_1_0_mid2_v = zext i9 %tmp10_1_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 82 'zext' 'tmp10_1_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (4.35ns)   --->   "%tmp10_1_0_mid2 = mul i14 %zext_ln38_1_cast14, %tmp10_1_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 83 'mul' 'tmp10_1_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln32_1 = add i10 1, %indvar_flatten" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 84 'add' 'add_ln32_1' <Predicate = (!icmp_ln23 & !icmp_ln32)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.84>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%kernel_load_1 = load i16* %kernel_addr_1, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 85 'load' 'kernel_load_1' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 86 [1/2] (3.25ns)   --->   "%kernel_load_2 = load i16* %kernel_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 86 'load' 'kernel_load_2' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 87 [1/1] (1.91ns)   --->   "%add_ln24_2 = add i8 3, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 87 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i8 %add_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 88 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_addr_3 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_3" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 89 'getelementptr' 'kernel_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 90 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln24_3 = add i8 4, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 91 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i8 %add_ln24_3 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 92 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_addr_4 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_4" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 93 'getelementptr' 'kernel_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 94 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 95 [1/1] (1.82ns)   --->   "%tmp10_2_0_mid2_v_v = add i9 2, %tmp10_0_0_mid2_v_v" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 95 'add' 'tmp10_2_0_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%tmp10_2_0_mid2_v = zext i9 %tmp10_2_0_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 96 'zext' 'tmp10_2_0_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.35ns)   --->   "%tmp10_2_0_mid2 = mul i14 %zext_ln38_1_cast14, %tmp10_2_0_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 97 'mul' 'tmp10_2_0_mid2' <Predicate = (!icmp_ln23)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i5 %out_w_0_mid2 to i14" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 98 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.81ns)   --->   "%add_ln38 = add i14 %zext_ln38_1, %tmp10_0_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 99 'add' 'add_ln38' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i14 %add_ln38 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 100 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 101 'getelementptr' 'input_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 102 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_4 : Operation 103 [1/1] (1.78ns)   --->   "%out_w = add i5 1, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 103 'add' 'out_w' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i5 %out_w to i14" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 104 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln38_2 = add i14 %tmp10_0_0_mid2, %zext_ln38_3" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 105 'add' 'add_ln38_2' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i14 %add_ln38_2 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 106 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_4" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 107 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 108 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 5 <SV = 4> <Delay = 6.84>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%kernel_load_3 = load i16* %kernel_addr_3, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 109 'load' 'kernel_load_3' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%kernel_load_4 = load i16* %kernel_addr_4, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 110 'load' 'kernel_load_4' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln24_4 = add i8 5, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 111 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i8 %add_ln24_4 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 112 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%kernel_addr_5 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_5" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 113 'getelementptr' 'kernel_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 114 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln24_5 = add i8 6, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 115 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i8 %add_ln24_5 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 116 'zext' 'zext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%kernel_addr_6 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_6" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'getelementptr' 'kernel_addr_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 118 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 119 [1/1] (3.78ns)   --->   "%mul_ln46_1 = mul i9 %zext_ln46_2, %zext_ln46" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 119 'mul' 'mul_ln46_1' <Predicate = (!icmp_ln23)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 120 'load' 'input_load' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_load_7 = load i16* %input_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 121 'load' 'input_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 122 [1/1] (1.78ns)   --->   "%add_ln38_3 = add i5 2, %out_w_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 122 'add' 'add_ln38_3' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i5 %add_ln38_3 to i14" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 123 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (1.81ns)   --->   "%add_ln38_4 = add i14 %tmp10_0_0_mid2, %zext_ln38_5" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 124 'add' 'add_ln38_4' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i14 %add_ln38_4 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 125 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_6" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 126 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 127 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_5 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln38_5 = add i14 %zext_ln38_1, %tmp10_1_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 128 'add' 'add_ln38_5' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i14 %add_ln38_5 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 129 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_7" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 130 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 131 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 132 [1/1] (1.81ns)   --->   "%add_ln23 = add i14 1, %indvar_flatten48" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 132 'add' 'add_ln23' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %kernel_load to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 133 'sext' 'sext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i16 %kernel_load_1 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 134 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (3.25ns)   --->   "%kernel_load_5 = load i16* %kernel_addr_5, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 135 'load' 'kernel_load_5' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%kernel_load_6 = load i16* %kernel_addr_6, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 136 'load' 'kernel_load_6' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 137 [1/1] (1.91ns)   --->   "%add_ln24_6 = add i8 7, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 137 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i8 %add_ln24_6 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 138 'zext' 'zext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%kernel_addr_7 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_7" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'getelementptr' 'kernel_addr_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 140 [2/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 140 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 141 [1/1] (1.91ns)   --->   "%add_ln24_7 = add i8 8, %select_ln24_1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 141 'add' 'add_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln24_8 = zext i8 %add_ln24_7 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 142 'zext' 'zext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%kernel_addr_8 = getelementptr [144 x i16]* %kernel, i64 0, i64 %zext_ln24_8" [../layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'getelementptr' 'kernel_addr_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 144 [2/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 144 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 145 [1/1] (1.21ns)   --->   "%select_ln24_2 = select i1 %icmp_ln32, i5 %out_d, i5 %out_d_0" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 145 'select' 'select_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (1.21ns)   --->   "%select_ln32 = select i1 %select_ln24_7, i5 %out_h, i5 %select_ln24" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 146 'select' 'select_ln32' <Predicate = (!icmp_ln23)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i16 %input_load to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 147 'sext' 'sext_ln38' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_2 = mul i30 %sext_ln38, %sext_ln24" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 148 'mul' 'mul_ln38_2' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_2, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %input_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 150 'sext' 'sext_ln38_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_3 = mul i30 %sext_ln38_1, %sext_ln24_1" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 151 'mul' 'mul_ln38_3' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln46_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_3, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 152 'partselect' 'trunc_ln46_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%input_load_8 = load i16* %input_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 153 'load' 'input_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 154 [1/2] (3.25ns)   --->   "%input_load_9 = load i16* %input_addr_9, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 154 'load' 'input_load_9' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 155 [1/1] (1.81ns)   --->   "%add_ln38_6 = add i14 %tmp10_1_0_mid2, %zext_ln38_3" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 155 'add' 'add_ln38_6' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i14 %add_ln38_6 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 156 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_8" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 157 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 158 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 159 [1/1] (1.81ns)   --->   "%add_ln38_7 = add i14 %tmp10_1_0_mid2, %zext_ln38_5" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 159 'add' 'add_ln38_7' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i14 %add_ln38_7 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 160 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_9" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 161 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 162 [2/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 162 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_6 : Operation 163 [1/1] (0.68ns)   --->   "%select_ln32_1 = select i1 %icmp_ln32, i10 1, i10 %add_ln32_1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 163 'select' 'select_ln32_1' <Predicate = (!icmp_ln23)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln24_2 = sext i16 %kernel_load_2 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 164 'sext' 'sext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln24_3 = sext i16 %kernel_load_3 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 165 'sext' 'sext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 166 [1/2] (3.25ns)   --->   "%kernel_load_7 = load i16* %kernel_addr_7, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 166 'load' 'kernel_load_7' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%kernel_load_8 = load i16* %kernel_addr_8, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 167 'load' 'kernel_load_8' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln24_9 = zext i5 %select_ln24_2 to i64" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 168 'zext' 'zext_ln24_9' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [16 x i16]* %bias, i64 0, i64 %zext_ln24_9" [../layers_c/depthwise_conv2d.cpp:30]   --->   Operation 169 'getelementptr' 'bias_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 170 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 170 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i16 %input_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 171 'sext' 'sext_ln38_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_4 = mul i30 %sext_ln38_2, %sext_ln24_2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 172 'mul' 'mul_ln38_4' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_4, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 173 'partselect' 'trunc_ln46_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i16 %input_load_9 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 174 'sext' 'sext_ln38_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_5 = mul i30 %sext_ln38_3, %sext_ln24_3" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 175 'mul' 'mul_ln38_5' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_5, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 176 'partselect' 'trunc_ln46_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 177 [1/2] (3.25ns)   --->   "%input_load_10 = load i16* %input_addr_10, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 177 'load' 'input_load_10' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 178 [1/2] (3.25ns)   --->   "%input_load_11 = load i16* %input_addr_11, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 178 'load' 'input_load_11' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 179 [1/1] (1.81ns)   --->   "%add_ln38_8 = add i14 %zext_ln38_1, %tmp10_2_0_mid2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 179 'add' 'add_ln38_8' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i14 %add_ln38_8 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 180 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_10" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 181 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 182 [2/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 182 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 183 [1/1] (1.81ns)   --->   "%add_ln38_9 = add i14 %tmp10_2_0_mid2, %zext_ln38_3" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 183 'add' 'add_ln38_9' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i14 %add_ln38_9 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 184 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_11" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 185 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_7 : Operation 186 [2/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 186 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_7 : Operation 187 [1/1] (1.81ns)   --->   "%add_ln38_10 = add i14 %tmp10_2_0_mid2, %zext_ln38_5" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 187 'add' 'add_ln38_10' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.30>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %1, label %hls_label_2" [../layers_c/depthwise_conv2d.cpp:23]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln24_4 = sext i16 %kernel_load_4 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 189 'sext' 'sext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln24_5 = sext i16 %kernel_load_5 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 190 'sext' 'sext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 191 'load' 'bias_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i16 %input_load_10 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 192 'sext' 'sext_ln38_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_6 = mul i30 %sext_ln38_4, %sext_ln24_4" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 193 'mul' 'mul_ln38_6' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_6, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 194 'partselect' 'trunc_ln46_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i16 %input_load_11 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 195 'sext' 'sext_ln38_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_7 = mul i30 %sext_ln38_5, %sext_ln24_5" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 196 'mul' 'mul_ln38_7' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_7, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 197 'partselect' 'trunc_ln46_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 198 [1/2] (3.25ns)   --->   "%input_load_12 = load i16* %input_addr_12, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 198 'load' 'input_load_12' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 199 [1/2] (3.25ns)   --->   "%input_load_13 = load i16* %input_addr_13, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 199 'load' 'input_load_13' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i14 %add_ln38_10 to i64" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 200 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln38_12" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 201 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 202 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 203 [1/1] (2.07ns)   --->   "%add_ln46_1 = add i16 %trunc_ln, %bias_load" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 203 'add' 'add_ln46_1' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (2.07ns)   --->   "%add_ln46_2 = add i16 %trunc_ln46_2, %trunc_ln46_1" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 204 'add' 'add_ln46_2' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_3 = add i16 %trunc_ln46_s, %add_ln46_2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 205 'add' 'add_ln46_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_4 = add i16 %add_ln46_1, %add_ln46_3" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 206 'add' 'add_ln46_4' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.57>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 207 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (3.78ns)   --->   "%mul_ln46 = mul i9 %zext_ln46_1, %zext_ln46" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 208 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.82ns)   --->   "%tmp11 = add i9 %zext_ln38_2_cast, %mul_ln46" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 209 'add' 'tmp11' <Predicate = (!icmp_ln32 & !select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln24_6 = sext i16 %kernel_load_6 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 210 'sext' 'sext_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln24_7 = sext i16 %kernel_load_7 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 211 'sext' 'sext_ln24_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node tmp11_mid1)   --->   "%select_ln24_4 = select i1 %icmp_ln32, i9 %mul_ln46_1, i9 %mul_ln46" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 212 'select' 'select_ln24_4' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node tmp12_mid2_v_v)   --->   "%select_ln24_6 = select i1 %icmp_ln32, i9 %mul_ln46_1, i9 %tmp11" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 213 'select' 'select_ln24_6' <Predicate = (!icmp_ln23 & !select_ln24_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 214 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11_mid1 = add i9 %zext_ln38_2_cast_mid, %select_ln24_4" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 214 'add' 'tmp11_mid1' <Predicate = (!icmp_ln23 & select_ln24_7)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.96ns) (out node of the LUT)   --->   "%tmp12_mid2_v_v = select i1 %select_ln24_7, i9 %tmp11_mid1, i9 %select_ln24_6" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 215 'select' 'tmp12_mid2_v_v' <Predicate = (!icmp_ln23)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i16 %input_load_12 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 216 'sext' 'sext_ln38_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_8 = mul i30 %sext_ln38_6, %sext_ln24_6" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 217 'mul' 'mul_ln38_8' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln46_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_8, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 218 'partselect' 'trunc_ln46_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i16 %input_load_13 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 219 'sext' 'sext_ln38_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_9 = mul i30 %sext_ln38_7, %sext_ln24_7" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 220 'mul' 'mul_ln38_9' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln46_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_9, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 221 'partselect' 'trunc_ln46_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_9 : Operation 222 [1/2] (3.25ns)   --->   "%input_load_14 = load i16* %input_addr_14, align 2" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 222 'load' 'input_load_14' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 223 [1/1] (2.07ns)   --->   "%add_ln46_5 = add i16 %trunc_ln46_4, %trunc_ln46_3" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 223 'add' 'add_ln46_5' <Predicate = (!icmp_ln23)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.38>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln24_8 = sext i16 %kernel_load_8 to i30" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 224 'sext' 'sext_ln24_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%tmp12_mid2_v = zext i9 %tmp12_mid2_v_v to i14" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 225 'zext' 'tmp12_mid2_v' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node add_ln46)   --->   "%tmp12_mid2 = mul i14 %zext_ln46_1_cast, %tmp12_mid2_v" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 226 'mul' 'tmp12_mid2' <Predicate = (!icmp_ln23)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i16 %input_load_14 to i30" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 227 'sext' 'sext_ln38_8' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln38_10 = mul i30 %sext_ln38_8, %sext_ln24_8" [../layers_c/depthwise_conv2d.cpp:38]   --->   Operation 228 'mul' 'mul_ln38_10' <Predicate = (!icmp_ln23)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln46_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln38_10, i32 14, i32 29)" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 229 'partselect' 'trunc_ln46_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln46 = add i14 %zext_ln38_1, %tmp12_mid2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 230 'add' 'add_ln46' <Predicate = (!icmp_ln23)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.80>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_6 = add i16 %trunc_ln46_7, %trunc_ln46_6" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 231 'add' 'add_ln46_6' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_7 = add i16 %trunc_ln46_5, %add_ln46_6" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 232 'add' 'add_ln46_7' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_8 = add i16 %add_ln46_5, %add_ln46_7" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 233 'add' 'add_ln46_8' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln46_9 = add i16 %add_ln46_4, %add_ln46_8" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 234 'add' 'add_ln46_9' <Predicate = (!icmp_ln23)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 235 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 12544, i64 0)"   --->   Operation 236 'speclooptripcount' 'empty_59' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 237 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 238 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../layers_c/depthwise_conv2d.cpp:34]   --->   Operation 239 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i14 %add_ln46 to i64" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 240 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln46_3" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 241 'getelementptr' 'output_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (3.25ns)   --->   "store i16 %add_ln46_9, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:46]   --->   Operation 242 'store' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [../layers_c/depthwise_conv2d.cpp:48]   --->   Operation 243 'specregionend' 'empty_61' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:33]   --->   Operation 244 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 245 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 00000000000000]
output_height_read   (read             ) [ 00000000000000]
input_width_read     (read             ) [ 00000000000000]
input_height_read    (read             ) [ 00000000000000]
sext_ln4             (sext             ) [ 00000000000000]
zext_ln38            (zext             ) [ 00111111111110]
zext_ln38_1_cast14   (zext             ) [ 00111111111110]
zext_ln46            (zext             ) [ 00111111111110]
zext_ln46_1_cast     (zext             ) [ 00111111111110]
empty                (trunc            ) [ 00111111111110]
empty_58             (trunc            ) [ 00000000000000]
zext_ln4             (zext             ) [ 00000000000000]
zext_ln4_1           (zext             ) [ 00000000000000]
mul_ln4              (mul              ) [ 00111111111110]
tmp_1                (bitconcatenate   ) [ 00111111111110]
icmp_ln33            (icmp             ) [ 00111111111110]
br_ln23              (br               ) [ 01111111111110]
indvar_flatten48     (phi              ) [ 00111110000000]
out_d_0              (phi              ) [ 00111110000000]
indvar_flatten       (phi              ) [ 00110000000000]
out_h_0              (phi              ) [ 00110000000000]
out_w_0              (phi              ) [ 00110000000000]
zext_ln46_1          (zext             ) [ 00111111110000]
zext_ln27            (zext             ) [ 00000000000000]
trunc_ln27           (trunc            ) [ 00000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000000]
zext_ln27_1          (zext             ) [ 00000000000000]
add_ln27             (add              ) [ 00000000000000]
mul_ln38             (mul              ) [ 00010000000000]
icmp_ln23            (icmp             ) [ 00111111111110]
out_d                (add              ) [ 00011110000000]
icmp_ln32            (icmp             ) [ 00111111110000]
select_ln24          (select           ) [ 00011110000000]
zext_ln46_2          (zext             ) [ 00011100000000]
zext_ln27_2          (zext             ) [ 00000000000000]
trunc_ln27_1         (trunc            ) [ 00000000000000]
shl_ln27_mid1        (bitconcatenate   ) [ 00000000000000]
zext_ln27_3          (zext             ) [ 00000000000000]
add_ln27_1           (add              ) [ 00000000000000]
select_ln24_1        (select           ) [ 00011110000000]
zext_ln24            (zext             ) [ 00000000000000]
kernel_addr          (getelementptr    ) [ 00010000000000]
mul_ln38_1           (mul              ) [ 00010000000000]
icmp_ln33_1          (icmp             ) [ 00010000000000]
out_h                (add              ) [ 00011110000000]
zext_ln38_2_cast     (zext             ) [ 00111111110000]
tmp_0_0              (add              ) [ 00000000000000]
kernel_load          (load             ) [ 00001110000000]
add_ln24             (add              ) [ 00000000000000]
zext_ln24_1          (zext             ) [ 00000000000000]
kernel_addr_1        (getelementptr    ) [ 00001000000000]
add_ln24_1           (add              ) [ 00000000000000]
zext_ln24_2          (zext             ) [ 00000000000000]
kernel_addr_2        (getelementptr    ) [ 00001000000000]
select_ln24_3        (select           ) [ 00000000000000]
select_ln24_5        (select           ) [ 00000000000000]
select_ln24_7        (select           ) [ 00111111110000]
empty_60             (or               ) [ 00000000000000]
out_w_0_mid2         (select           ) [ 00001100000000]
zext_ln38_2_cast_mid (zext             ) [ 00111111110000]
tmp_0_0_mid1         (add              ) [ 00000000000000]
tmp10_0_0_mid2_v_v   (select           ) [ 00001000000000]
tmp10_0_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_0_0_mid2       (mul              ) [ 00001100000000]
tmp10_1_0_mid2_v_v   (add              ) [ 00000000000000]
tmp10_1_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_1_0_mid2       (mul              ) [ 00001110000000]
add_ln32_1           (add              ) [ 00001110000000]
kernel_load_1        (load             ) [ 00000110000000]
kernel_load_2        (load             ) [ 00100111000000]
add_ln24_2           (add              ) [ 00000000000000]
zext_ln24_3          (zext             ) [ 00000000000000]
kernel_addr_3        (getelementptr    ) [ 00000100000000]
add_ln24_3           (add              ) [ 00000000000000]
zext_ln24_4          (zext             ) [ 00000000000000]
kernel_addr_4        (getelementptr    ) [ 00000100000000]
tmp10_2_0_mid2_v_v   (add              ) [ 00000000000000]
tmp10_2_0_mid2_v     (zext             ) [ 00000000000000]
tmp10_2_0_mid2       (mul              ) [ 00100111000000]
zext_ln38_1          (zext             ) [ 00111111111000]
add_ln38             (add              ) [ 00000000000000]
zext_ln38_2          (zext             ) [ 00000000000000]
input_addr           (getelementptr    ) [ 00000100000000]
out_w                (add              ) [ 01111111111110]
zext_ln38_3          (zext             ) [ 00100111000000]
add_ln38_2           (add              ) [ 00000000000000]
zext_ln38_4          (zext             ) [ 00000000000000]
input_addr_7         (getelementptr    ) [ 00000100000000]
kernel_load_3        (load             ) [ 00100011000000]
kernel_load_4        (load             ) [ 00110011100000]
add_ln24_4           (add              ) [ 00000000000000]
zext_ln24_5          (zext             ) [ 00000000000000]
kernel_addr_5        (getelementptr    ) [ 00000010000000]
add_ln24_5           (add              ) [ 00000000000000]
zext_ln24_6          (zext             ) [ 00000000000000]
kernel_addr_6        (getelementptr    ) [ 00000010000000]
mul_ln46_1           (mul              ) [ 00111011110000]
input_load           (load             ) [ 00000010000000]
input_load_7         (load             ) [ 00000010000000]
add_ln38_3           (add              ) [ 00000000000000]
zext_ln38_5          (zext             ) [ 00100011000000]
add_ln38_4           (add              ) [ 00000000000000]
zext_ln38_6          (zext             ) [ 00000000000000]
input_addr_8         (getelementptr    ) [ 00000010000000]
add_ln38_5           (add              ) [ 00000000000000]
zext_ln38_7          (zext             ) [ 00000000000000]
input_addr_9         (getelementptr    ) [ 00000010000000]
add_ln23             (add              ) [ 01111111111110]
sext_ln24            (sext             ) [ 00000000000000]
sext_ln24_1          (sext             ) [ 00000000000000]
kernel_load_5        (load             ) [ 00110001100000]
kernel_load_6        (load             ) [ 00111001110000]
add_ln24_6           (add              ) [ 00000000000000]
zext_ln24_7          (zext             ) [ 00000000000000]
kernel_addr_7        (getelementptr    ) [ 00100001000000]
add_ln24_7           (add              ) [ 00000000000000]
zext_ln24_8          (zext             ) [ 00000000000000]
kernel_addr_8        (getelementptr    ) [ 00100001000000]
select_ln24_2        (select           ) [ 01111111111110]
select_ln32          (select           ) [ 01111111111110]
sext_ln38            (sext             ) [ 00000000000000]
mul_ln38_2           (mul              ) [ 00000000000000]
trunc_ln             (partselect       ) [ 00110001100000]
sext_ln38_1          (sext             ) [ 00000000000000]
mul_ln38_3           (mul              ) [ 00000000000000]
trunc_ln46_s         (partselect       ) [ 00110001100000]
input_load_8         (load             ) [ 00100001000000]
input_load_9         (load             ) [ 00100001000000]
add_ln38_6           (add              ) [ 00000000000000]
zext_ln38_8          (zext             ) [ 00000000000000]
input_addr_10        (getelementptr    ) [ 00100001000000]
add_ln38_7           (add              ) [ 00000000000000]
zext_ln38_9          (zext             ) [ 00000000000000]
input_addr_11        (getelementptr    ) [ 00100001000000]
select_ln32_1        (select           ) [ 01111111111110]
sext_ln24_2          (sext             ) [ 00000000000000]
sext_ln24_3          (sext             ) [ 00000000000000]
kernel_load_7        (load             ) [ 00011000110000]
kernel_load_8        (load             ) [ 00011100111000]
zext_ln24_9          (zext             ) [ 00000000000000]
bias_addr            (getelementptr    ) [ 00010000100000]
sext_ln38_2          (sext             ) [ 00000000000000]
mul_ln38_4           (mul              ) [ 00000000000000]
trunc_ln46_1         (partselect       ) [ 00010000100000]
sext_ln38_3          (sext             ) [ 00000000000000]
mul_ln38_5           (mul              ) [ 00000000000000]
trunc_ln46_2         (partselect       ) [ 00010000100000]
input_load_10        (load             ) [ 00010000100000]
input_load_11        (load             ) [ 00010000100000]
add_ln38_8           (add              ) [ 00000000000000]
zext_ln38_10         (zext             ) [ 00000000000000]
input_addr_12        (getelementptr    ) [ 00010000100000]
add_ln38_9           (add              ) [ 00000000000000]
zext_ln38_11         (zext             ) [ 00000000000000]
input_addr_13        (getelementptr    ) [ 00010000100000]
add_ln38_10          (add              ) [ 00010000100000]
br_ln23              (br               ) [ 00000000000000]
sext_ln24_4          (sext             ) [ 00000000000000]
sext_ln24_5          (sext             ) [ 00000000000000]
bias_load            (load             ) [ 00000000000000]
sext_ln38_4          (sext             ) [ 00000000000000]
mul_ln38_6           (mul              ) [ 00000000000000]
trunc_ln46_3         (partselect       ) [ 00001000010000]
sext_ln38_5          (sext             ) [ 00000000000000]
mul_ln38_7           (mul              ) [ 00000000000000]
trunc_ln46_4         (partselect       ) [ 00001000010000]
input_load_12        (load             ) [ 00001000010000]
input_load_13        (load             ) [ 00001000010000]
zext_ln38_12         (zext             ) [ 00000000000000]
input_addr_14        (getelementptr    ) [ 00001000010000]
add_ln46_1           (add              ) [ 00000000000000]
add_ln46_2           (add              ) [ 00000000000000]
add_ln46_3           (add              ) [ 00000000000000]
add_ln46_4           (add              ) [ 00001110011100]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
mul_ln46             (mul              ) [ 00000000000000]
tmp11                (add              ) [ 00000000000000]
sext_ln24_6          (sext             ) [ 00000000000000]
sext_ln24_7          (sext             ) [ 00000000000000]
select_ln24_4        (select           ) [ 00000000000000]
select_ln24_6        (select           ) [ 00000000000000]
tmp11_mid1           (add              ) [ 00000000000000]
tmp12_mid2_v_v       (select           ) [ 00000100001000]
sext_ln38_6          (sext             ) [ 00000000000000]
mul_ln38_8           (mul              ) [ 00000000000000]
trunc_ln46_5         (partselect       ) [ 00000110001100]
sext_ln38_7          (sext             ) [ 00000000000000]
mul_ln38_9           (mul              ) [ 00000000000000]
trunc_ln46_6         (partselect       ) [ 00000110001100]
input_load_14        (load             ) [ 00000100001000]
add_ln46_5           (add              ) [ 00000110001100]
sext_ln24_8          (sext             ) [ 00000000000000]
tmp12_mid2_v         (zext             ) [ 00000000000000]
tmp12_mid2           (mul              ) [ 00000000000000]
sext_ln38_8          (sext             ) [ 00000000000000]
mul_ln38_10          (mul              ) [ 00000000000000]
trunc_ln46_7         (partselect       ) [ 00000010000100]
add_ln46             (add              ) [ 00100010000110]
add_ln46_6           (add              ) [ 00000000000000]
add_ln46_7           (add              ) [ 00000000000000]
add_ln46_8           (add              ) [ 00000000000000]
add_ln46_9           (add              ) [ 00100000000010]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
empty_59             (speclooptripcount) [ 00000000000000]
specpipeline_ln24    (specpipeline     ) [ 00000000000000]
tmp_s                (specregionbegin  ) [ 00000000000000]
specpipeline_ln34    (specpipeline     ) [ 00000000000000]
zext_ln46_3          (zext             ) [ 00000000000000]
output_addr          (getelementptr    ) [ 00000000000000]
store_ln46           (store            ) [ 00000000000000]
empty_61             (specregionend    ) [ 00000000000000]
br_ln33              (br               ) [ 01111111111110]
ret_ln0              (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="output_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_width_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_height_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="2"/>
<pin id="147" dir="1" index="7" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_load/2 kernel_load_1/3 kernel_load_2/3 kernel_load_3/4 kernel_load_4/4 kernel_load_5/5 kernel_load_6/5 kernel_load_7/6 kernel_load_8/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="kernel_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_1/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="kernel_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="kernel_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_3/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="kernel_addr_4_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_4/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="input_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="14" slack="0"/>
<pin id="169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="0"/>
<pin id="177" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="178" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="179" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="16" slack="1"/>
<pin id="180" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_7/4 input_load_8/5 input_load_9/5 input_load_10/6 input_load_11/6 input_load_12/7 input_load_13/7 input_load_14/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="input_addr_7_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_7/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="kernel_addr_5_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_5/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="kernel_addr_6_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_6/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="input_addr_8_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="14" slack="0"/>
<pin id="210" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_8/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_addr_9_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="0"/>
<pin id="218" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_9/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="kernel_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="8" slack="0"/>
<pin id="226" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_7/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="kernel_addr_8_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="8" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_addr_8/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_addr_10_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="14" slack="0"/>
<pin id="242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_10/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_addr_11_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="14" slack="0"/>
<pin id="250" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_11/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bias_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="input_addr_12_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="14" slack="0"/>
<pin id="271" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_12/7 "/>
</bind>
</comp>

<comp id="275" class="1004" name="input_addr_13_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="14" slack="0"/>
<pin id="279" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_13/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="input_addr_14_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="14" slack="0"/>
<pin id="287" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_14/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="output_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="14" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln46_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="14" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="1"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/12 "/>
</bind>
</comp>

<comp id="304" class="1005" name="indvar_flatten48_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="1"/>
<pin id="306" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten48 (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="indvar_flatten48_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="14" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten48/2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="out_d_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_d_0_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="5" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="328" class="1005" name="indvar_flatten_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="1"/>
<pin id="330" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="indvar_flatten_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="10" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="out_h_0_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="out_h_0_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="5" slack="1"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="out_w_0_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="out_w_0_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="5" slack="1"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="2"/>
<pin id="366" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load kernel_load_5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="2"/>
<pin id="371" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_1 kernel_load_6 "/>
</bind>
</comp>

<comp id="373" class="1005" name="reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="2"/>
<pin id="375" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_2 kernel_load_7 "/>
</bind>
</comp>

<comp id="377" class="1005" name="reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="2"/>
<pin id="379" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="kernel_load_3 kernel_load_8 "/>
</bind>
</comp>

<comp id="382" class="1005" name="reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load input_load_8 input_load_10 input_load_12 input_load_14 "/>
</bind>
</comp>

<comp id="387" class="1005" name="reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load_7 input_load_9 input_load_11 input_load_13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sext_ln4_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln4/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln38_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln38_1_cast14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1_cast14/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln46_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln46_1_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="6" slack="0"/>
<pin id="410" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1_cast/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="empty_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="empty_58_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_58/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln4_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="5" slack="0"/>
<pin id="426" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="mul_ln4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="0"/>
<pin id="430" dir="0" index="1" bw="5" slack="0"/>
<pin id="431" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln4/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln33_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln46_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln27_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="0"/>
<pin id="454" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln27_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="5" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="shl_ln_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="4" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln27_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="0"/>
<pin id="470" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln27_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mul_ln38_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="5" slack="0"/>
<pin id="480" dir="0" index="1" bw="7" slack="1"/>
<pin id="481" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln23_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="14" slack="0"/>
<pin id="485" dir="0" index="1" bw="14" slack="1"/>
<pin id="486" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="out_d_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="5" slack="0"/>
<pin id="491" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln32_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="1"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln24_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln46_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="zext_ln27_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="trunc_ln27_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln27_mid1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln27_mid1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln27_3_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_3/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln27_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln24_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln24_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="8" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mul_ln38_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="1"/>
<pin id="553" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_1/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln33_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="1"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="out_h_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="5" slack="0"/>
<pin id="563" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln38_2_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2_cast/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_0_0_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="9" slack="1"/>
<pin id="573" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln24_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="1"/>
<pin id="578" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln24_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln24_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="3" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="1"/>
<pin id="588" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln24_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln24_3_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="9" slack="1"/>
<pin id="598" dir="0" index="2" bw="9" slack="1"/>
<pin id="599" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_3/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="select_ln24_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="1"/>
<pin id="602" dir="0" index="1" bw="9" slack="1"/>
<pin id="603" dir="0" index="2" bw="9" slack="0"/>
<pin id="604" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_5/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln24_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="1"/>
<pin id="608" dir="0" index="1" bw="1" slack="2"/>
<pin id="609" dir="0" index="2" bw="1" slack="1"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_7/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="empty_60_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="1"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_60/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="out_w_0_mid2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="0" index="2" bw="5" slack="1"/>
<pin id="620" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_w_0_mid2/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln38_2_cast_mid_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="5" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2_cast_mid/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_0_0_mid1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="9" slack="0"/>
<pin id="630" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_0_0_mid1/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp10_0_0_mid2_v_v_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="9" slack="0"/>
<pin id="636" dir="0" index="2" bw="9" slack="0"/>
<pin id="637" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp10_0_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp10_0_0_mid2_v_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_0_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp10_0_0_mid2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="7" slack="2"/>
<pin id="647" dir="0" index="1" bw="9" slack="0"/>
<pin id="648" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_0_0_mid2/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp10_1_0_mid2_v_v_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="9" slack="0"/>
<pin id="653" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_1_0_mid2_v_v/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp10_1_0_mid2_v_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="0"/>
<pin id="658" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_1_0_mid2_v/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp10_1_0_mid2_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="7" slack="2"/>
<pin id="662" dir="0" index="1" bw="9" slack="0"/>
<pin id="663" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_1_0_mid2/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln32_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="1"/>
<pin id="668" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln24_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="3" slack="0"/>
<pin id="673" dir="0" index="1" bw="8" slack="2"/>
<pin id="674" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln24_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln24_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="4" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="2"/>
<pin id="684" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="zext_ln24_4_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp10_2_0_mid2_v_v_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="1"/>
<pin id="694" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10_2_0_mid2_v_v/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp10_2_0_mid2_v_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="0"/>
<pin id="698" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp10_2_0_mid2_v/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp10_2_0_mid2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="3"/>
<pin id="702" dir="0" index="1" bw="9" slack="0"/>
<pin id="703" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp10_2_0_mid2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln38_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln38_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="5" slack="0"/>
<pin id="710" dir="0" index="1" bw="14" slack="1"/>
<pin id="711" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln38_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="14" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="out_w_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="5" slack="1"/>
<pin id="721" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln38_3_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln38_2_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="14" slack="1"/>
<pin id="729" dir="0" index="1" bw="5" slack="0"/>
<pin id="730" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln38_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="14" slack="0"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_4/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln24_4_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="0" index="1" bw="8" slack="3"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/5 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln24_5_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln24_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="3"/>
<pin id="750" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/5 "/>
</bind>
</comp>

<comp id="752" class="1004" name="zext_ln24_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_6/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="mul_ln46_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="3"/>
<pin id="759" dir="0" index="1" bw="6" slack="4"/>
<pin id="760" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46_1/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln38_3_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="3" slack="0"/>
<pin id="763" dir="0" index="1" bw="5" slack="2"/>
<pin id="764" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_3/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln38_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_5/5 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln38_4_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="14" slack="2"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_4/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln38_6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="14" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_6/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln38_5_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="5" slack="1"/>
<pin id="782" dir="0" index="1" bw="14" slack="2"/>
<pin id="783" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_5/5 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln38_7_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="14" slack="0"/>
<pin id="786" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_7/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln23_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="14" slack="4"/>
<pin id="792" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln24_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="3"/>
<pin id="797" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="sext_ln24_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="2"/>
<pin id="801" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln24_6_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="4" slack="0"/>
<pin id="805" dir="0" index="1" bw="8" slack="4"/>
<pin id="806" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/6 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln24_7_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_7/6 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln24_7_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="5" slack="0"/>
<pin id="815" dir="0" index="1" bw="8" slack="4"/>
<pin id="816" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_7/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="zext_ln24_8_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="0"/>
<pin id="820" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_8/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln24_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="4"/>
<pin id="825" dir="0" index="1" bw="5" slack="4"/>
<pin id="826" dir="0" index="2" bw="5" slack="4"/>
<pin id="827" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="select_ln32_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="3"/>
<pin id="831" dir="0" index="1" bw="5" slack="4"/>
<pin id="832" dir="0" index="2" bw="5" slack="4"/>
<pin id="833" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln38_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="16" slack="0"/>
<pin id="840" dir="0" index="1" bw="30" slack="0"/>
<pin id="841" dir="0" index="2" bw="5" slack="0"/>
<pin id="842" dir="0" index="3" bw="6" slack="0"/>
<pin id="843" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln38_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="1"/>
<pin id="849" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="trunc_ln46_s_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="0"/>
<pin id="853" dir="0" index="1" bw="30" slack="0"/>
<pin id="854" dir="0" index="2" bw="5" slack="0"/>
<pin id="855" dir="0" index="3" bw="6" slack="0"/>
<pin id="856" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_s/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln38_6_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="14" slack="3"/>
<pin id="862" dir="0" index="1" bw="5" slack="2"/>
<pin id="863" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_6/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="zext_ln38_8_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="14" slack="0"/>
<pin id="866" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_8/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln38_7_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="3"/>
<pin id="871" dir="0" index="1" bw="5" slack="1"/>
<pin id="872" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_7/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln38_9_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="14" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_9/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="select_ln32_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="4"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="0" index="2" bw="10" slack="3"/>
<pin id="882" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="sext_ln24_2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="3"/>
<pin id="886" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_2/7 "/>
</bind>
</comp>

<comp id="888" class="1004" name="sext_ln24_3_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="16" slack="2"/>
<pin id="890" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_3/7 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln24_9_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_9/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln38_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="1"/>
<pin id="898" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_2/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="trunc_ln46_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="0" index="1" bw="30" slack="0"/>
<pin id="903" dir="0" index="2" bw="5" slack="0"/>
<pin id="904" dir="0" index="3" bw="6" slack="0"/>
<pin id="905" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_1/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="sext_ln38_3_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_3/7 "/>
</bind>
</comp>

<comp id="913" class="1004" name="trunc_ln46_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="16" slack="0"/>
<pin id="915" dir="0" index="1" bw="30" slack="0"/>
<pin id="916" dir="0" index="2" bw="5" slack="0"/>
<pin id="917" dir="0" index="3" bw="6" slack="0"/>
<pin id="918" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_2/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="add_ln38_8_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="5" slack="3"/>
<pin id="924" dir="0" index="1" bw="14" slack="3"/>
<pin id="925" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_8/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln38_10_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="14" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_10/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln38_9_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="14" slack="3"/>
<pin id="933" dir="0" index="1" bw="5" slack="3"/>
<pin id="934" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_9/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln38_11_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="14" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_11/7 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln38_10_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="14" slack="3"/>
<pin id="942" dir="0" index="1" bw="5" slack="2"/>
<pin id="943" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_10/7 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln24_4_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="3"/>
<pin id="946" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_4/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln24_5_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="2"/>
<pin id="949" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_5/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="sext_ln38_4_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="1"/>
<pin id="953" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_4/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln46_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="30" slack="0"/>
<pin id="958" dir="0" index="2" bw="5" slack="0"/>
<pin id="959" dir="0" index="3" bw="6" slack="0"/>
<pin id="960" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_3/8 "/>
</bind>
</comp>

<comp id="964" class="1004" name="sext_ln38_5_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_5/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="trunc_ln46_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="16" slack="0"/>
<pin id="970" dir="0" index="1" bw="30" slack="0"/>
<pin id="971" dir="0" index="2" bw="5" slack="0"/>
<pin id="972" dir="0" index="3" bw="6" slack="0"/>
<pin id="973" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_4/8 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln38_12_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="14" slack="1"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_12/8 "/>
</bind>
</comp>

<comp id="981" class="1004" name="add_ln46_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="2"/>
<pin id="983" dir="0" index="1" bw="16" slack="0"/>
<pin id="984" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/8 "/>
</bind>
</comp>

<comp id="986" class="1004" name="add_ln46_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="1"/>
<pin id="988" dir="0" index="1" bw="16" slack="1"/>
<pin id="989" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/8 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln46_3_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="2"/>
<pin id="992" dir="0" index="1" bw="16" slack="0"/>
<pin id="993" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/8 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln46_4_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="0" index="1" bw="16" slack="0"/>
<pin id="998" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/8 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="mul_ln46_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="7"/>
<pin id="1003" dir="0" index="1" bw="6" slack="8"/>
<pin id="1004" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/9 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp11_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="6"/>
<pin id="1007" dir="0" index="1" bw="9" slack="0"/>
<pin id="1008" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11/9 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="sext_ln24_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="16" slack="3"/>
<pin id="1012" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_6/9 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="sext_ln24_7_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="2"/>
<pin id="1016" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_7/9 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="select_ln24_4_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="7"/>
<pin id="1020" dir="0" index="1" bw="9" slack="4"/>
<pin id="1021" dir="0" index="2" bw="9" slack="0"/>
<pin id="1022" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_4/9 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="select_ln24_6_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="7"/>
<pin id="1026" dir="0" index="1" bw="9" slack="4"/>
<pin id="1027" dir="0" index="2" bw="9" slack="0"/>
<pin id="1028" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_6/9 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="tmp11_mid1_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="6"/>
<pin id="1032" dir="0" index="1" bw="9" slack="0"/>
<pin id="1033" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp11_mid1/9 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp12_mid2_v_v_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="6"/>
<pin id="1037" dir="0" index="1" bw="9" slack="0"/>
<pin id="1038" dir="0" index="2" bw="9" slack="0"/>
<pin id="1039" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp12_mid2_v_v/9 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="sext_ln38_6_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_6/9 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="trunc_ln46_5_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="0"/>
<pin id="1048" dir="0" index="1" bw="30" slack="0"/>
<pin id="1049" dir="0" index="2" bw="5" slack="0"/>
<pin id="1050" dir="0" index="3" bw="6" slack="0"/>
<pin id="1051" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_5/9 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="sext_ln38_7_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="16" slack="1"/>
<pin id="1057" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_7/9 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln46_6_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="0"/>
<pin id="1061" dir="0" index="1" bw="30" slack="0"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="0" index="3" bw="6" slack="0"/>
<pin id="1064" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_6/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="add_ln46_5_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="16" slack="1"/>
<pin id="1070" dir="0" index="1" bw="16" slack="1"/>
<pin id="1071" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_5/9 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="sext_ln24_8_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="16" slack="3"/>
<pin id="1074" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_8/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp12_mid2_v_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="1"/>
<pin id="1078" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp12_mid2_v/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sext_ln38_8_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="16" slack="1"/>
<pin id="1081" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_8/10 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="trunc_ln46_7_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="0" index="1" bw="30" slack="0"/>
<pin id="1086" dir="0" index="2" bw="5" slack="0"/>
<pin id="1087" dir="0" index="3" bw="6" slack="0"/>
<pin id="1088" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln46_7/10 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln46_6_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="1"/>
<pin id="1094" dir="0" index="1" bw="16" slack="2"/>
<pin id="1095" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_6/11 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="add_ln46_7_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="16" slack="2"/>
<pin id="1098" dir="0" index="1" bw="16" slack="0"/>
<pin id="1099" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_7/11 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln46_8_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="16" slack="2"/>
<pin id="1103" dir="0" index="1" bw="16" slack="0"/>
<pin id="1104" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_8/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="add_ln46_9_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="16" slack="3"/>
<pin id="1108" dir="0" index="1" bw="16" slack="0"/>
<pin id="1109" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_9/11 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln46_3_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="14" slack="2"/>
<pin id="1113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/12 "/>
</bind>
</comp>

<comp id="1115" class="1007" name="mul_ln38_2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="16" slack="0"/>
<pin id="1117" dir="0" index="1" bw="16" slack="0"/>
<pin id="1118" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_2/6 "/>
</bind>
</comp>

<comp id="1122" class="1007" name="mul_ln38_3_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="0"/>
<pin id="1124" dir="0" index="1" bw="16" slack="0"/>
<pin id="1125" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_3/6 "/>
</bind>
</comp>

<comp id="1129" class="1007" name="mul_ln38_4_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="16" slack="0"/>
<pin id="1131" dir="0" index="1" bw="16" slack="0"/>
<pin id="1132" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_4/7 "/>
</bind>
</comp>

<comp id="1136" class="1007" name="mul_ln38_5_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="16" slack="0"/>
<pin id="1138" dir="0" index="1" bw="16" slack="0"/>
<pin id="1139" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_5/7 "/>
</bind>
</comp>

<comp id="1143" class="1007" name="mul_ln38_6_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="0"/>
<pin id="1145" dir="0" index="1" bw="16" slack="0"/>
<pin id="1146" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_6/8 "/>
</bind>
</comp>

<comp id="1150" class="1007" name="mul_ln38_7_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="16" slack="0"/>
<pin id="1152" dir="0" index="1" bw="16" slack="0"/>
<pin id="1153" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_7/8 "/>
</bind>
</comp>

<comp id="1157" class="1007" name="mul_ln38_8_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="16" slack="0"/>
<pin id="1160" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_8/9 "/>
</bind>
</comp>

<comp id="1164" class="1007" name="mul_ln38_9_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="0"/>
<pin id="1166" dir="0" index="1" bw="16" slack="0"/>
<pin id="1167" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_9/9 "/>
</bind>
</comp>

<comp id="1171" class="1007" name="grp_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="6" slack="6"/>
<pin id="1173" dir="0" index="1" bw="9" slack="0"/>
<pin id="1174" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="1175" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp12_mid2/10 add_ln46/10 "/>
</bind>
</comp>

<comp id="1177" class="1007" name="mul_ln38_10_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="16" slack="0"/>
<pin id="1179" dir="0" index="1" bw="16" slack="0"/>
<pin id="1180" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_10/10 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="zext_ln38_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="9" slack="1"/>
<pin id="1186" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="zext_ln38_1_cast14_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="14" slack="2"/>
<pin id="1192" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln38_1_cast14 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="zext_ln46_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="9" slack="4"/>
<pin id="1199" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="zext_ln46_1_cast_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="14" slack="9"/>
<pin id="1205" dir="1" index="1" bw="14" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln46_1_cast "/>
</bind>
</comp>

<comp id="1208" class="1005" name="empty_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="1"/>
<pin id="1210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1213" class="1005" name="mul_ln4_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="10" slack="1"/>
<pin id="1215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln4 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_1_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="14" slack="1"/>
<pin id="1220" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="icmp_ln33_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="1" slack="2"/>
<pin id="1225" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="zext_ln46_1_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="9" slack="7"/>
<pin id="1230" dir="1" index="1" bw="9" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="mul_ln38_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="1"/>
<pin id="1235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="icmp_ln23_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="out_d_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="5" slack="4"/>
<pin id="1245" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1248" class="1005" name="icmp_ln32_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="select_ln24_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="5" slack="4"/>
<pin id="1262" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="zext_ln46_2_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="9" slack="3"/>
<pin id="1267" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln46_2 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="select_ln24_1_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="1"/>
<pin id="1272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="kernel_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="mul_ln38_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="9" slack="1"/>
<pin id="1289" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38_1 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="icmp_ln33_1_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="1"/>
<pin id="1295" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="out_h_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="5" slack="1"/>
<pin id="1300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="1304" class="1005" name="zext_ln38_2_cast_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="6"/>
<pin id="1306" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln38_2_cast "/>
</bind>
</comp>

<comp id="1309" class="1005" name="kernel_addr_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="8" slack="1"/>
<pin id="1311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_1 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="kernel_addr_2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="1"/>
<pin id="1316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_2 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="select_ln24_7_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="3"/>
<pin id="1321" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="select_ln24_7 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="out_w_0_mid2_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="5" slack="1"/>
<pin id="1327" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0_mid2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="zext_ln38_2_cast_mid_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="9" slack="6"/>
<pin id="1334" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln38_2_cast_mid "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp10_0_0_mid2_v_v_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="9" slack="1"/>
<pin id="1339" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2_v_v "/>
</bind>
</comp>

<comp id="1342" class="1005" name="tmp10_0_0_mid2_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="14" slack="1"/>
<pin id="1344" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp10_0_0_mid2 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp10_1_0_mid2_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="14" slack="2"/>
<pin id="1351" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp10_1_0_mid2 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="add_ln32_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="10" slack="3"/>
<pin id="1358" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln32_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="kernel_addr_3_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_3 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="kernel_addr_4_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="1"/>
<pin id="1368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_4 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="tmp10_2_0_mid2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="14" slack="3"/>
<pin id="1373" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp10_2_0_mid2 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="zext_ln38_1_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="14" slack="1"/>
<pin id="1380" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38_1 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="input_addr_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="14" slack="1"/>
<pin id="1387" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1390" class="1005" name="out_w_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="5" slack="1"/>
<pin id="1392" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="1395" class="1005" name="zext_ln38_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="14" slack="2"/>
<pin id="1397" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln38_3 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="input_addr_7_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="14" slack="1"/>
<pin id="1403" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_7 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="kernel_load_4_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="3"/>
<pin id="1408" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="kernel_load_4 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="kernel_addr_5_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="8" slack="1"/>
<pin id="1413" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_5 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="kernel_addr_6_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="8" slack="1"/>
<pin id="1418" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_6 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="mul_ln46_1_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="9" slack="4"/>
<pin id="1423" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln46_1 "/>
</bind>
</comp>

<comp id="1427" class="1005" name="zext_ln38_5_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="14" slack="1"/>
<pin id="1429" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38_5 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="input_addr_8_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="1"/>
<pin id="1435" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_8 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="input_addr_9_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="14" slack="1"/>
<pin id="1440" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_9 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="add_ln23_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="14" slack="1"/>
<pin id="1445" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1448" class="1005" name="kernel_addr_7_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="8" slack="1"/>
<pin id="1450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_7 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="kernel_addr_8_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="8" slack="1"/>
<pin id="1455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kernel_addr_8 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="select_ln24_2_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="5" slack="1"/>
<pin id="1460" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24_2 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="select_ln32_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="5" slack="1"/>
<pin id="1466" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="trunc_ln_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="16" slack="2"/>
<pin id="1471" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1474" class="1005" name="trunc_ln46_s_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="2"/>
<pin id="1476" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46_s "/>
</bind>
</comp>

<comp id="1479" class="1005" name="input_addr_10_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="14" slack="1"/>
<pin id="1481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_10 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="input_addr_11_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="14" slack="1"/>
<pin id="1486" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_11 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="select_ln32_1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="10" slack="1"/>
<pin id="1491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_1 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="bias_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="4" slack="1"/>
<pin id="1496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="trunc_ln46_1_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="16" slack="1"/>
<pin id="1501" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="trunc_ln46_2_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="16" slack="1"/>
<pin id="1506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_2 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="input_addr_12_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="14" slack="1"/>
<pin id="1511" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_12 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="input_addr_13_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="14" slack="1"/>
<pin id="1516" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_13 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="add_ln38_10_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="14" slack="1"/>
<pin id="1521" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38_10 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="trunc_ln46_3_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="16" slack="1"/>
<pin id="1526" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_3 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="trunc_ln46_4_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="16" slack="1"/>
<pin id="1531" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_4 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="input_addr_14_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="14" slack="1"/>
<pin id="1536" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_14 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="add_ln46_4_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="16" slack="3"/>
<pin id="1541" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln46_4 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="tmp12_mid2_v_v_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="9" slack="1"/>
<pin id="1546" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp12_mid2_v_v "/>
</bind>
</comp>

<comp id="1549" class="1005" name="trunc_ln46_5_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="16" slack="2"/>
<pin id="1551" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46_5 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="trunc_ln46_6_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="16" slack="2"/>
<pin id="1556" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46_6 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="add_ln46_5_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="16" slack="2"/>
<pin id="1561" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="add_ln46_5 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="trunc_ln46_7_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="16" slack="1"/>
<pin id="1566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46_7 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="add_ln46_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="14" slack="2"/>
<pin id="1571" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln46 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="add_ln46_9_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="16" slack="1"/>
<pin id="1576" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="238" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="246" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="259"><net_src comp="12" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="4" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="280"><net_src comp="4" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="172" pin=2"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="296"><net_src comp="10" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="26" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="319"><net_src comp="24" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="320" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="123" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="123" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="123" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="123" pin="7"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="123" pin="7"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="123" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="172" pin="7"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="172" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="172" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="172" pin="7"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="104" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="110" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="98" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="92" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="92" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="98" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="412" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="424" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="20" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="446"><net_src comp="412" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="24" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="320" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="320" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="320" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="30" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="32" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="471"><net_src comp="460" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="452" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="448" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="308" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="320" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="332" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="24" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="344" pin="4"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="488" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="488" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="488" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="30" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="32" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="511" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="494" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="472" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="554"><net_src comp="507" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="559"><net_src comp="356" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="34" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="499" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="340" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="566" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="589"><net_src comp="40" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="605"><net_src comp="570" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="615"><net_src comp="606" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="24" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="352" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="595" pin="3"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="606" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="600" pin="3"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="42" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="633" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="664"><net_src comp="656" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="44" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="328" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="46" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="685"><net_src comp="48" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="695"><net_src comp="50" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="704"><net_src comp="696" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="712"><net_src comp="705" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="722"><net_src comp="34" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="735"><net_src comp="727" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="751"><net_src comp="54" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="747" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="765"><net_src comp="56" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="770" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="787"><net_src comp="780" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="793"><net_src comp="58" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="304" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="364" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="369" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="60" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="817"><net_src comp="62" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="813" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="828"><net_src comp="316" pin="1"/><net_sink comp="823" pin=2"/></net>

<net id="837"><net_src comp="382" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="844"><net_src comp="64" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="66" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="846"><net_src comp="68" pin="0"/><net_sink comp="838" pin=3"/></net>

<net id="850"><net_src comp="387" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="857"><net_src comp="64" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="66" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="859"><net_src comp="68" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="867"><net_src comp="860" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="876"><net_src comp="869" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="883"><net_src comp="44" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="373" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="377" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="895"><net_src comp="892" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="899"><net_src comp="382" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="906"><net_src comp="64" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="66" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="908"><net_src comp="68" pin="0"/><net_sink comp="900" pin=3"/></net>

<net id="912"><net_src comp="387" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="919"><net_src comp="64" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="66" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="921"><net_src comp="68" pin="0"/><net_sink comp="913" pin=3"/></net>

<net id="929"><net_src comp="922" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="938"><net_src comp="931" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="950"><net_src comp="364" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="382" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="64" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="66" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="963"><net_src comp="68" pin="0"/><net_sink comp="955" pin=3"/></net>

<net id="967"><net_src comp="387" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="974"><net_src comp="64" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="66" pin="0"/><net_sink comp="968" pin=2"/></net>

<net id="976"><net_src comp="68" pin="0"/><net_sink comp="968" pin=3"/></net>

<net id="980"><net_src comp="977" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="985"><net_src comp="261" pin="3"/><net_sink comp="981" pin=1"/></net>

<net id="994"><net_src comp="986" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="981" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1009"><net_src comp="1001" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1013"><net_src comp="369" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="373" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1023"><net_src comp="1001" pin="2"/><net_sink comp="1018" pin=2"/></net>

<net id="1029"><net_src comp="1005" pin="2"/><net_sink comp="1024" pin=2"/></net>

<net id="1034"><net_src comp="1018" pin="3"/><net_sink comp="1030" pin=1"/></net>

<net id="1040"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1041"><net_src comp="1024" pin="3"/><net_sink comp="1035" pin=2"/></net>

<net id="1045"><net_src comp="382" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1052"><net_src comp="64" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="66" pin="0"/><net_sink comp="1046" pin=2"/></net>

<net id="1054"><net_src comp="68" pin="0"/><net_sink comp="1046" pin=3"/></net>

<net id="1058"><net_src comp="387" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1065"><net_src comp="64" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="66" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1067"><net_src comp="68" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1075"><net_src comp="377" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1082"><net_src comp="382" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1089"><net_src comp="64" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="66" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1091"><net_src comp="68" pin="0"/><net_sink comp="1083" pin=3"/></net>

<net id="1100"><net_src comp="1092" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1101" pin="2"/><net_sink comp="1106" pin=1"/></net>

<net id="1114"><net_src comp="1111" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1119"><net_src comp="834" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="795" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="1126"><net_src comp="847" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="799" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1128"><net_src comp="1122" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="1133"><net_src comp="896" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="884" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1135"><net_src comp="1129" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="1140"><net_src comp="909" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="888" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1142"><net_src comp="1136" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="1147"><net_src comp="951" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="944" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1149"><net_src comp="1143" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="1154"><net_src comp="964" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="947" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1156"><net_src comp="1150" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="1161"><net_src comp="1042" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1010" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1168"><net_src comp="1055" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1014" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1170"><net_src comp="1164" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1176"><net_src comp="1076" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1181"><net_src comp="1079" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1072" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1183"><net_src comp="1177" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1187"><net_src comp="396" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1193"><net_src comp="400" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1200"><net_src comp="404" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1202"><net_src comp="1197" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1206"><net_src comp="408" pin="1"/><net_sink comp="1203" pin=0"/></net>

<net id="1207"><net_src comp="1203" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1211"><net_src comp="412" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1216"><net_src comp="428" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1221"><net_src comp="434" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="1226"><net_src comp="442" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1231"><net_src comp="448" pin="1"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1236"><net_src comp="478" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="1242"><net_src comp="483" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="488" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1251"><net_src comp="494" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1254"><net_src comp="1248" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1255"><net_src comp="1248" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1256"><net_src comp="1248" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1257"><net_src comp="1248" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1258"><net_src comp="1248" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1259"><net_src comp="1248" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1263"><net_src comp="499" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="829" pin=2"/></net>

<net id="1268"><net_src comp="507" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1273"><net_src comp="537" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1276"><net_src comp="1270" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1277"><net_src comp="1270" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1278"><net_src comp="1270" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="1279"><net_src comp="1270" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1280"><net_src comp="1270" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1281"><net_src comp="1270" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1285"><net_src comp="116" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1290"><net_src comp="550" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1296"><net_src comp="555" pin="2"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1301"><net_src comp="560" pin="2"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="1307"><net_src comp="566" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1312"><net_src comp="129" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1317"><net_src comp="137" pin="3"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1322"><net_src comp="606" pin="3"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1324"><net_src comp="1319" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1328"><net_src comp="616" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1335"><net_src comp="624" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1340"><net_src comp="633" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1345"><net_src comp="645" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1348"><net_src comp="1342" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1352"><net_src comp="660" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1355"><net_src comp="1349" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1359"><net_src comp="665" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="878" pin=2"/></net>

<net id="1364"><net_src comp="149" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1369"><net_src comp="157" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1374"><net_src comp="700" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1377"><net_src comp="1371" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1381"><net_src comp="705" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1384"><net_src comp="1378" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1388"><net_src comp="165" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1393"><net_src comp="718" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1398"><net_src comp="723" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1404"><net_src comp="182" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1409"><net_src comp="123" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1414"><net_src comp="190" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1419"><net_src comp="198" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1424"><net_src comp="757" pin="2"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1426"><net_src comp="1421" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1430"><net_src comp="766" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1432"><net_src comp="1427" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1436"><net_src comp="206" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1441"><net_src comp="214" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1446"><net_src comp="789" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1451"><net_src comp="222" pin="3"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="1456"><net_src comp="230" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="1461"><net_src comp="823" pin="3"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1463"><net_src comp="1458" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1467"><net_src comp="829" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1472"><net_src comp="838" pin="4"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1477"><net_src comp="851" pin="4"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1482"><net_src comp="238" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1487"><net_src comp="246" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1492"><net_src comp="878" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1497"><net_src comp="254" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1502"><net_src comp="900" pin="4"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="1507"><net_src comp="913" pin="4"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1512"><net_src comp="267" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1517"><net_src comp="275" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="1522"><net_src comp="940" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1527"><net_src comp="955" pin="4"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1532"><net_src comp="968" pin="4"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1537"><net_src comp="283" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1542"><net_src comp="995" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1547"><net_src comp="1035" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1552"><net_src comp="1046" pin="4"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1557"><net_src comp="1059" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1562"><net_src comp="1068" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1567"><net_src comp="1083" pin="4"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1572"><net_src comp="1171" pin="3"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1577"><net_src comp="1106" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="298" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: depthwise_conv2d_fix.2 : input_height | {1 }
	Port: depthwise_conv2d_fix.2 : input_width | {1 }
	Port: depthwise_conv2d_fix.2 : input_r | {4 5 6 7 8 9 }
	Port: depthwise_conv2d_fix.2 : output_height | {1 }
	Port: depthwise_conv2d_fix.2 : output_width | {1 }
	Port: depthwise_conv2d_fix.2 : bias | {7 8 }
	Port: depthwise_conv2d_fix.2 : kernel | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		zext_ln38_1_cast14 : 1
		zext_ln4 : 1
		zext_ln4_1 : 1
		mul_ln4 : 2
		tmp_1 : 3
		icmp_ln33 : 1
	State 2
		zext_ln46_1 : 1
		zext_ln27 : 1
		trunc_ln27 : 1
		shl_ln : 2
		zext_ln27_1 : 3
		add_ln27 : 4
		mul_ln38 : 2
		icmp_ln23 : 1
		out_d : 1
		icmp_ln32 : 1
		select_ln24 : 2
		zext_ln46_2 : 2
		zext_ln27_2 : 2
		trunc_ln27_1 : 2
		shl_ln27_mid1 : 3
		zext_ln27_3 : 4
		add_ln27_1 : 5
		select_ln24_1 : 6
		zext_ln24 : 7
		kernel_addr : 8
		kernel_load : 9
		mul_ln38_1 : 3
		icmp_ln33_1 : 1
		out_h : 3
	State 3
		tmp_0_0 : 1
		zext_ln24_1 : 1
		kernel_addr_1 : 2
		kernel_load_1 : 3
		zext_ln24_2 : 1
		kernel_addr_2 : 2
		kernel_load_2 : 3
		select_ln24_5 : 2
		empty_60 : 1
		out_w_0_mid2 : 1
		tmp_0_0_mid1 : 1
		tmp10_0_0_mid2_v_v : 3
		tmp10_0_0_mid2_v : 4
		tmp10_0_0_mid2 : 5
		tmp10_1_0_mid2_v_v : 4
		tmp10_1_0_mid2_v : 5
		tmp10_1_0_mid2 : 6
	State 4
		zext_ln24_3 : 1
		kernel_addr_3 : 2
		kernel_load_3 : 3
		zext_ln24_4 : 1
		kernel_addr_4 : 2
		kernel_load_4 : 3
		tmp10_2_0_mid2_v : 1
		tmp10_2_0_mid2 : 2
		add_ln38 : 1
		zext_ln38_2 : 2
		input_addr : 3
		input_load : 4
		zext_ln38_3 : 1
		add_ln38_2 : 2
		zext_ln38_4 : 3
		input_addr_7 : 4
		input_load_7 : 5
	State 5
		zext_ln24_5 : 1
		kernel_addr_5 : 2
		kernel_load_5 : 3
		zext_ln24_6 : 1
		kernel_addr_6 : 2
		kernel_load_6 : 3
		zext_ln38_5 : 1
		add_ln38_4 : 2
		zext_ln38_6 : 3
		input_addr_8 : 4
		input_load_8 : 5
		zext_ln38_7 : 1
		input_addr_9 : 2
		input_load_9 : 3
	State 6
		zext_ln24_7 : 1
		kernel_addr_7 : 2
		kernel_load_7 : 3
		zext_ln24_8 : 1
		kernel_addr_8 : 2
		kernel_load_8 : 3
		mul_ln38_2 : 1
		trunc_ln : 2
		mul_ln38_3 : 1
		trunc_ln46_s : 2
		zext_ln38_8 : 1
		input_addr_10 : 2
		input_load_10 : 3
		zext_ln38_9 : 1
		input_addr_11 : 2
		input_load_11 : 3
	State 7
		bias_addr : 1
		bias_load : 2
		mul_ln38_4 : 1
		trunc_ln46_1 : 2
		mul_ln38_5 : 1
		trunc_ln46_2 : 2
		zext_ln38_10 : 1
		input_addr_12 : 2
		input_load_12 : 3
		zext_ln38_11 : 1
		input_addr_13 : 2
		input_load_13 : 3
	State 8
		mul_ln38_6 : 1
		trunc_ln46_3 : 2
		mul_ln38_7 : 1
		trunc_ln46_4 : 2
		input_addr_14 : 1
		input_load_14 : 2
		add_ln46_1 : 1
		add_ln46_3 : 1
		add_ln46_4 : 2
	State 9
		tmp11 : 1
		select_ln24_4 : 1
		select_ln24_6 : 2
		tmp11_mid1 : 2
		tmp12_mid2_v_v : 3
		mul_ln38_8 : 1
		trunc_ln46_5 : 2
		mul_ln38_9 : 1
		trunc_ln46_6 : 2
	State 10
		tmp12_mid2 : 1
		mul_ln38_10 : 1
		trunc_ln46_7 : 2
		add_ln46 : 2
	State 11
		add_ln46_7 : 1
		add_ln46_8 : 2
		add_ln46_9 : 3
	State 12
		output_addr : 1
		store_ln46 : 2
		empty_61 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln27_fu_472        |    0    |    0    |    15   |
|          |          out_d_fu_488         |    0    |    0    |    15   |
|          |       add_ln27_1_fu_531       |    0    |    0    |    15   |
|          |          out_h_fu_560         |    0    |    0    |    15   |
|          |         tmp_0_0_fu_570        |    0    |    0    |    15   |
|          |        add_ln24_fu_575        |    0    |    0    |    15   |
|          |       add_ln24_1_fu_585       |    0    |    0    |    15   |
|          |      tmp_0_0_mid1_fu_627      |    0    |    0    |    15   |
|          |   tmp10_1_0_mid2_v_v_fu_650   |    0    |    0    |    15   |
|          |       add_ln32_1_fu_665       |    0    |    0    |    14   |
|          |       add_ln24_2_fu_671       |    0    |    0    |    15   |
|          |       add_ln24_3_fu_681       |    0    |    0    |    15   |
|          |   tmp10_2_0_mid2_v_v_fu_691   |    0    |    0    |    15   |
|          |        add_ln38_fu_708        |    0    |    0    |    19   |
|          |          out_w_fu_718         |    0    |    0    |    15   |
|          |       add_ln38_2_fu_727       |    0    |    0    |    19   |
|          |       add_ln24_4_fu_737       |    0    |    0    |    15   |
|          |       add_ln24_5_fu_747       |    0    |    0    |    15   |
|          |       add_ln38_3_fu_761       |    0    |    0    |    15   |
|    add   |       add_ln38_4_fu_770       |    0    |    0    |    19   |
|          |       add_ln38_5_fu_780       |    0    |    0    |    19   |
|          |        add_ln23_fu_789        |    0    |    0    |    19   |
|          |       add_ln24_6_fu_803       |    0    |    0    |    15   |
|          |       add_ln24_7_fu_813       |    0    |    0    |    15   |
|          |       add_ln38_6_fu_860       |    0    |    0    |    19   |
|          |       add_ln38_7_fu_869       |    0    |    0    |    19   |
|          |       add_ln38_8_fu_922       |    0    |    0    |    19   |
|          |       add_ln38_9_fu_931       |    0    |    0    |    19   |
|          |       add_ln38_10_fu_940      |    0    |    0    |    19   |
|          |       add_ln46_1_fu_981       |    0    |    0    |    23   |
|          |       add_ln46_2_fu_986       |    0    |    0    |    23   |
|          |       add_ln46_3_fu_990       |    0    |    0    |    16   |
|          |       add_ln46_4_fu_995       |    0    |    0    |    16   |
|          |         tmp11_fu_1005         |    0    |    0    |    15   |
|          |       tmp11_mid1_fu_1030      |    0    |    0    |    15   |
|          |       add_ln46_5_fu_1068      |    0    |    0    |    23   |
|          |       add_ln46_6_fu_1092      |    0    |    0    |    16   |
|          |       add_ln46_7_fu_1096      |    0    |    0    |    16   |
|          |       add_ln46_8_fu_1101      |    0    |    0    |    16   |
|          |       add_ln46_9_fu_1106      |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|          |         mul_ln4_fu_428        |    0    |    0    |    17   |
|          |        mul_ln38_fu_478        |    0    |    0    |    33   |
|          |       mul_ln38_1_fu_550       |    0    |    0    |    33   |
|          |     tmp10_0_0_mid2_fu_645     |    0    |    0    |    51   |
|          |     tmp10_1_0_mid2_fu_660     |    0    |    0    |    51   |
|          |     tmp10_2_0_mid2_fu_700     |    0    |    0    |    51   |
|          |       mul_ln46_1_fu_757       |    0    |    0    |    26   |
|          |        mul_ln46_fu_1001       |    0    |    0    |    26   |
|    mul   |       mul_ln38_2_fu_1115      |    1    |    0    |    0    |
|          |       mul_ln38_3_fu_1122      |    1    |    0    |    0    |
|          |       mul_ln38_4_fu_1129      |    1    |    0    |    0    |
|          |       mul_ln38_5_fu_1136      |    1    |    0    |    0    |
|          |       mul_ln38_6_fu_1143      |    1    |    0    |    0    |
|          |       mul_ln38_7_fu_1150      |    1    |    0    |    0    |
|          |       mul_ln38_8_fu_1157      |    1    |    0    |    0    |
|          |       mul_ln38_9_fu_1164      |    1    |    0    |    0    |
|          |      mul_ln38_10_fu_1177      |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln24_fu_499      |    0    |    0    |    5    |
|          |      select_ln24_1_fu_537     |    0    |    0    |    8    |
|          |      select_ln24_3_fu_595     |    0    |    0    |    9    |
|          |      select_ln24_5_fu_600     |    0    |    0    |    9    |
|          |      select_ln24_7_fu_606     |    0    |    0    |    2    |
|          |      out_w_0_mid2_fu_616      |    0    |    0    |    5    |
|  select  |   tmp10_0_0_mid2_v_v_fu_633   |    0    |    0    |    9    |
|          |      select_ln24_2_fu_823     |    0    |    0    |    5    |
|          |       select_ln32_fu_829      |    0    |    0    |    5    |
|          |      select_ln32_1_fu_878     |    0    |    0    |    10   |
|          |     select_ln24_4_fu_1018     |    0    |    0    |    9    |
|          |     select_ln24_6_fu_1024     |    0    |    0    |    9    |
|          |     tmp12_mid2_v_v_fu_1035    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_442       |    0    |    0    |    11   |
|   icmp   |        icmp_ln23_fu_483       |    0    |    0    |    13   |
|          |        icmp_ln32_fu_494       |    0    |    0    |    13   |
|          |       icmp_ln33_1_fu_555      |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|    or    |        empty_60_fu_611        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1171          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_92 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_98 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_104 |    0    |    0    |    0    |
|          | input_height_read_read_fu_110 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln4_fu_392        |    0    |    0    |    0    |
|          |        sext_ln24_fu_795       |    0    |    0    |    0    |
|          |       sext_ln24_1_fu_799      |    0    |    0    |    0    |
|          |        sext_ln38_fu_834       |    0    |    0    |    0    |
|          |       sext_ln38_1_fu_847      |    0    |    0    |    0    |
|          |       sext_ln24_2_fu_884      |    0    |    0    |    0    |
|          |       sext_ln24_3_fu_888      |    0    |    0    |    0    |
|          |       sext_ln38_2_fu_896      |    0    |    0    |    0    |
|          |       sext_ln38_3_fu_909      |    0    |    0    |    0    |
|   sext   |       sext_ln24_4_fu_944      |    0    |    0    |    0    |
|          |       sext_ln24_5_fu_947      |    0    |    0    |    0    |
|          |       sext_ln38_4_fu_951      |    0    |    0    |    0    |
|          |       sext_ln38_5_fu_964      |    0    |    0    |    0    |
|          |      sext_ln24_6_fu_1010      |    0    |    0    |    0    |
|          |      sext_ln24_7_fu_1014      |    0    |    0    |    0    |
|          |      sext_ln38_6_fu_1042      |    0    |    0    |    0    |
|          |      sext_ln38_7_fu_1055      |    0    |    0    |    0    |
|          |      sext_ln24_8_fu_1072      |    0    |    0    |    0    |
|          |      sext_ln38_8_fu_1079      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln38_fu_396       |    0    |    0    |    0    |
|          |   zext_ln38_1_cast14_fu_400   |    0    |    0    |    0    |
|          |        zext_ln46_fu_404       |    0    |    0    |    0    |
|          |    zext_ln46_1_cast_fu_408    |    0    |    0    |    0    |
|          |        zext_ln4_fu_420        |    0    |    0    |    0    |
|          |       zext_ln4_1_fu_424       |    0    |    0    |    0    |
|          |       zext_ln46_1_fu_448      |    0    |    0    |    0    |
|          |        zext_ln27_fu_452       |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_468      |    0    |    0    |    0    |
|          |       zext_ln46_2_fu_507      |    0    |    0    |    0    |
|          |       zext_ln27_2_fu_511      |    0    |    0    |    0    |
|          |       zext_ln27_3_fu_527      |    0    |    0    |    0    |
|          |        zext_ln24_fu_545       |    0    |    0    |    0    |
|          |    zext_ln38_2_cast_fu_566    |    0    |    0    |    0    |
|          |       zext_ln24_1_fu_580      |    0    |    0    |    0    |
|          |       zext_ln24_2_fu_590      |    0    |    0    |    0    |
|          |  zext_ln38_2_cast_mid_fu_624  |    0    |    0    |    0    |
|          |    tmp10_0_0_mid2_v_fu_641    |    0    |    0    |    0    |
|          |    tmp10_1_0_mid2_v_fu_656    |    0    |    0    |    0    |
|          |       zext_ln24_3_fu_676      |    0    |    0    |    0    |
|   zext   |       zext_ln24_4_fu_686      |    0    |    0    |    0    |
|          |    tmp10_2_0_mid2_v_fu_696    |    0    |    0    |    0    |
|          |       zext_ln38_1_fu_705      |    0    |    0    |    0    |
|          |       zext_ln38_2_fu_713      |    0    |    0    |    0    |
|          |       zext_ln38_3_fu_723      |    0    |    0    |    0    |
|          |       zext_ln38_4_fu_732      |    0    |    0    |    0    |
|          |       zext_ln24_5_fu_742      |    0    |    0    |    0    |
|          |       zext_ln24_6_fu_752      |    0    |    0    |    0    |
|          |       zext_ln38_5_fu_766      |    0    |    0    |    0    |
|          |       zext_ln38_6_fu_775      |    0    |    0    |    0    |
|          |       zext_ln38_7_fu_784      |    0    |    0    |    0    |
|          |       zext_ln24_7_fu_808      |    0    |    0    |    0    |
|          |       zext_ln24_8_fu_818      |    0    |    0    |    0    |
|          |       zext_ln38_8_fu_864      |    0    |    0    |    0    |
|          |       zext_ln38_9_fu_873      |    0    |    0    |    0    |
|          |       zext_ln24_9_fu_892      |    0    |    0    |    0    |
|          |      zext_ln38_10_fu_926      |    0    |    0    |    0    |
|          |      zext_ln38_11_fu_935      |    0    |    0    |    0    |
|          |      zext_ln38_12_fu_977      |    0    |    0    |    0    |
|          |      tmp12_mid2_v_fu_1076     |    0    |    0    |    0    |
|          |      zext_ln46_3_fu_1111      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_412         |    0    |    0    |    0    |
|   trunc  |        empty_58_fu_416        |    0    |    0    |    0    |
|          |       trunc_ln27_fu_456       |    0    |    0    |    0    |
|          |      trunc_ln27_1_fu_515      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_434         |    0    |    0    |    0    |
|bitconcatenate|         shl_ln_fu_460         |    0    |    0    |    0    |
|          |      shl_ln27_mid1_fu_519     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_838        |    0    |    0    |    0    |
|          |      trunc_ln46_s_fu_851      |    0    |    0    |    0    |
|          |      trunc_ln46_1_fu_900      |    0    |    0    |    0    |
|          |      trunc_ln46_2_fu_913      |    0    |    0    |    0    |
|partselect|      trunc_ln46_3_fu_955      |    0    |    0    |    0    |
|          |      trunc_ln46_4_fu_968      |    0    |    0    |    0    |
|          |      trunc_ln46_5_fu_1046     |    0    |    0    |    0    |
|          |      trunc_ln46_6_fu_1059     |    0    |    0    |    0    |
|          |      trunc_ln46_7_fu_1083     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    10   |    0    |   1101  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln23_reg_1443      |   14   |
|     add_ln32_1_reg_1356     |   10   |
|     add_ln38_10_reg_1519    |   14   |
|     add_ln46_4_reg_1539     |   16   |
|     add_ln46_5_reg_1559     |   16   |
|     add_ln46_9_reg_1574     |   16   |
|      add_ln46_reg_1569      |   14   |
|      bias_addr_reg_1494     |    4   |
|        empty_reg_1208       |    5   |
|      icmp_ln23_reg_1239     |    1   |
|      icmp_ln32_reg_1248     |    1   |
|     icmp_ln33_1_reg_1293    |    1   |
|      icmp_ln33_reg_1223     |    1   |
|   indvar_flatten48_reg_304  |   14   |
|    indvar_flatten_reg_328   |   10   |
|    input_addr_10_reg_1479   |   14   |
|    input_addr_11_reg_1484   |   14   |
|    input_addr_12_reg_1509   |   14   |
|    input_addr_13_reg_1514   |   14   |
|    input_addr_14_reg_1534   |   14   |
|    input_addr_7_reg_1401    |   14   |
|    input_addr_8_reg_1433    |   14   |
|    input_addr_9_reg_1438    |   14   |
|     input_addr_reg_1385     |   14   |
|    kernel_addr_1_reg_1309   |    8   |
|    kernel_addr_2_reg_1314   |    8   |
|    kernel_addr_3_reg_1361   |    8   |
|    kernel_addr_4_reg_1366   |    8   |
|    kernel_addr_5_reg_1411   |    8   |
|    kernel_addr_6_reg_1416   |    8   |
|    kernel_addr_7_reg_1448   |    8   |
|    kernel_addr_8_reg_1453   |    8   |
|     kernel_addr_reg_1282    |    8   |
|    kernel_load_4_reg_1406   |   16   |
|     mul_ln38_1_reg_1287     |    9   |
|      mul_ln38_reg_1233      |    9   |
|     mul_ln46_1_reg_1421     |    9   |
|       mul_ln4_reg_1213      |   10   |
|       out_d_0_reg_316       |    5   |
|        out_d_reg_1243       |    5   |
|       out_h_0_reg_340       |    5   |
|        out_h_reg_1298       |    5   |
|    out_w_0_mid2_reg_1325    |    5   |
|       out_w_0_reg_352       |    5   |
|        out_w_reg_1390       |    5   |
|           reg_364           |   16   |
|           reg_369           |   16   |
|           reg_373           |   16   |
|           reg_377           |   16   |
|           reg_382           |   16   |
|           reg_387           |   16   |
|    select_ln24_1_reg_1270   |    8   |
|    select_ln24_2_reg_1458   |    5   |
|    select_ln24_7_reg_1319   |    1   |
|     select_ln24_reg_1260    |    5   |
|    select_ln32_1_reg_1489   |   10   |
|     select_ln32_reg_1464    |    5   |
|   tmp10_0_0_mid2_reg_1342   |   14   |
| tmp10_0_0_mid2_v_v_reg_1337 |    9   |
|   tmp10_1_0_mid2_reg_1349   |   14   |
|   tmp10_2_0_mid2_reg_1371   |   14   |
|   tmp12_mid2_v_v_reg_1544   |    9   |
|        tmp_1_reg_1218       |   14   |
|    trunc_ln46_1_reg_1499    |   16   |
|    trunc_ln46_2_reg_1504    |   16   |
|    trunc_ln46_3_reg_1524    |   16   |
|    trunc_ln46_4_reg_1529    |   16   |
|    trunc_ln46_5_reg_1549    |   16   |
|    trunc_ln46_6_reg_1554    |   16   |
|    trunc_ln46_7_reg_1564    |   16   |
|    trunc_ln46_s_reg_1474    |   16   |
|      trunc_ln_reg_1469      |   16   |
| zext_ln38_1_cast14_reg_1190 |   14   |
|     zext_ln38_1_reg_1378    |   14   |
|zext_ln38_2_cast_mid_reg_1332|    9   |
|  zext_ln38_2_cast_reg_1304  |    9   |
|     zext_ln38_3_reg_1395    |   14   |
|     zext_ln38_5_reg_1427    |   14   |
|      zext_ln38_reg_1184     |    9   |
|  zext_ln46_1_cast_reg_1203  |   14   |
|     zext_ln46_1_reg_1228    |    9   |
|     zext_ln46_2_reg_1265    |    9   |
|      zext_ln46_reg_1197     |    9   |
+-----------------------------+--------+
|            Total            |   895  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_123    |  p0  |  10  |   8  |   80   ||    47   |
|     grp_access_fu_123    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_172    |  p0  |  10  |  14  |   140  ||    47   |
|     grp_access_fu_172    |  p2  |   8  |   0  |    0   ||    41   |
|     grp_access_fu_261    |  p0  |   2  |   4  |    8   ||    9    |
| indvar_flatten48_reg_304 |  p0  |   2  |  14  |   28   ||    9    |
|      out_d_0_reg_316     |  p0  |   2  |   5  |   10   ||    9    |
|  indvar_flatten_reg_328  |  p0  |   2  |  10  |   20   ||    9    |
|      out_h_0_reg_340     |  p0  |   2  |   5  |   10   ||    9    |
|      out_w_0_reg_352     |  p0  |   2  |   5  |   10   ||    9    |
|          reg_364         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_377         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_382         |  p0  |   2  |  16  |   32   ||    9    |
|          reg_387         |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1171       |  p0  |   2  |   6  |   12   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   446  || 27.5634 ||   275   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |    0   |  1101  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   27   |    -   |   275  |
|  Register |    -   |    -   |   895  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   27   |   895  |  1376  |
+-----------+--------+--------+--------+--------+
