###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct  9 18:19:41 2023
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin FSM/\address__reg[0] /CK 
Endpoint:   FSM/\address__reg[0] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[3]                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.751
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.053
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | SI[3] ^    |           | 0.108 |       |   0.053 |   -0.007 | 
     | FSM/FE_PHC12_SI_3_   | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.350 |   0.404 |    0.344 | 
     | FSM/FE_PHC13_SI_3_   | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.347 |   0.751 |    0.691 | 
     | FSM/\address__reg[0] | SI ^       | SDFFRQX2M | 0.052 | 0.000 |   0.751 |    0.691 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.074 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.091 | 
     | scan_clk__L3_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.137 | 
     | scan_clk__L4_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.189 | 
     | scan_clk__L5_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.238 | 
     | scan_clk__L6_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.284 | 
     | scan_clk__L7_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.272 |    0.332 | 
     | scan_clk__L8_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.379 | 
     | scan_clk__L9_I0      | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.424 | 
     | refmux/U1            | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.508 | 
     | ref_clock__L1_I0     | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.584 | 
     | ref_clock__L2_I0     | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.616 | 
     | ref_clock__L3_I0     | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.647 | 
     | ref_clock__L4_I0     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.677 | 
     | ref_clock__L5_I0     | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.708 | 
     | FSM/\address__reg[0] | CK ^       | SDFFRQX2M  | 0.032 | 0.003 |   0.651 |    0.711 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin fifo/write_synch/\synchronized_pointer_reg[1] /
CK 
Endpoint:   fifo/write_synch/\synchronized_pointer_reg[1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                             (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.660
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.769
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                               | SI[0] ^    |           | 0.120 |       |   0.060 |   -0.009 | 
     | fifo/write_synch/FE_PHC6_SI_0_                | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.356 |   0.416 |    0.347 | 
     | fifo/write_synch/FE_PHC7_SI_0_                | A ^ -> Y ^ | DLY4X1M   | 0.059 | 0.353 |   0.768 |    0.700 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | SI ^       | SDFFRQX2M | 0.059 | 0.000 |   0.769 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0                               | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.083 | 
     | scan_clk__L2_I0                               | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.100 | 
     | scan_clk__L3_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.146 | 
     | scan_clk__L4_I0                               | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.197 | 
     | scan_clk__L5_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.247 | 
     | scan_clk__L6_I1                               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.295 | 
     | scan_clk__L7_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.341 | 
     | scan_clk__L8_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.386 | 
     | scan_clk__L9_I1                               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.433 | 
     | scan_clk__L10_I0                              | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.486 | 
     | scan_clk__L11_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.506 | 
     | scan_clk__L12_I0                              | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.519 | 
     | txmux/U1                                      | B ^ -> Y ^ | MX2X2M     | 0.065 | 0.078 |   0.529 |    0.598 | 
     | tx_clock__L1_I0                               | A ^ -> Y ^ | CLKBUFX20M | 0.043 | 0.064 |   0.593 |    0.661 | 
     | tx_clock__L2_I0                               | A ^ -> Y v | CLKINVX40M | 0.036 | 0.038 |   0.631 |    0.700 | 
     | tx_clock__L3_I0                               | A v -> Y ^ | CLKINVX24M | 0.023 | 0.028 |   0.659 |    0.728 | 
     | fifo/write_synch/\synchronized_pointer_reg[1] | CK ^       | SDFFRQX2M  | 0.023 | 0.002 |   0.660 |    0.729 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegFile/\mem_reg[9][4] /CK 
Endpoint:   RegFile/\mem_reg[9][4] /SI (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: SI[2]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.654
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.692
  Arrival Time                  0.780
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.032
     = Beginpoint Arrival Time            0.032
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] ^    |           | 0.069 |       |   0.032 |   -0.056 | 
     | RegFile/FE_PHC10_SI_2_ | A ^ -> Y ^ | DLY4X1M   | 0.093 | 0.378 |   0.410 |    0.322 | 
     | RegFile/FE_PHC11_SI_2_ | A ^ -> Y ^ | DLY4X1M   | 0.081 | 0.370 |   0.780 |    0.692 | 
     | RegFile/\mem_reg[9][4] | SI ^       | SDFFRQX2M | 0.081 | 0.000 |   0.780 |    0.692 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.103 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.119 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.165 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.217 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.266 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.312 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.360 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.407 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.452 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.536 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.612 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.644 | 
     | ref_clock__L3_I1       | A v -> Y ^ | CLKINVX40M | 0.036 | 0.031 |   0.586 |    0.675 | 
     | ref_clock__L4_I2       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.038 |   0.624 |    0.713 | 
     | ref_clock__L5_I5       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.027 |   0.651 |    0.740 | 
     | RegFile/\mem_reg[9][4] | CK ^       | SDFFRQX2M  | 0.031 | 0.002 |   0.654 |    0.742 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin data_synch/\sync_bus_reg[2] /CK 
Endpoint:   data_synch/\sync_bus_reg[2] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                           (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.779
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.053
     = Beginpoint Arrival Time            0.053
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | SI[1] ^    |           | 0.108 |       |   0.053 |   -0.036 | 
     | data_synch/FE_PHC8_SI_1_    | A ^ -> Y ^ | DLY4X1M   | 0.081 | 0.372 |   0.425 |    0.335 | 
     | data_synch/FE_PHC9_SI_1_    | A ^ -> Y ^ | DLY4X1M   | 0.058 | 0.353 |   0.779 |    0.689 | 
     | data_synch/\sync_bus_reg[2] | SI ^       | SDFFRQX2M | 0.058 | 0.000 |   0.779 |    0.689 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.104 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.121 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.167 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.218 | 
     | scan_clk__L5_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.267 | 
     | scan_clk__L6_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.314 | 
     | scan_clk__L7_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.361 | 
     | scan_clk__L8_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.408 | 
     | scan_clk__L9_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.454 | 
     | refmux/U1                   | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.538 | 
     | ref_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.613 | 
     | ref_clock__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.646 | 
     | ref_clock__L3_I0            | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.677 | 
     | ref_clock__L4_I0            | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.706 | 
     | ref_clock__L5_I0            | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.738 | 
     | data_synch/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.032 | 0.001 |   0.650 |    0.739 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u3/internal_reg/CK 
Endpoint:   u3/internal_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.683
  Arrival Time                  0.832
  Slack Time                    0.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | RST ^      |           | 0.000 |       |   0.000 |   -0.149 | 
     | rstmux/FE_PHC14_RST | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.193 | 
     | rstmux/FE_PHC15_RST | A ^ -> Y ^ | DLY4X1M   | 0.080 | 0.367 |   0.709 |    0.560 | 
     | rstmux/U1           | A ^ -> Y ^ | MX2X2M    | 0.133 | 0.122 |   0.831 |    0.682 | 
     | u3/internal_reg     | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.832 |    0.683 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.149 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.161 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.172 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.244 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.305 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.345 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.404 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.469 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.375 |    0.524 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.427 |    0.576 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.479 |    0.628 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.532 |    0.681 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.586 |    0.735 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.610 |    0.759 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.632 |    0.781 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.655 |    0.804 | 
     | u3/internal_reg    | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.656 |    0.805 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u3/SYNC_RST_reg/CK 
Endpoint:   u3/SYNC_RST_reg/RN (^) checked with  leading edge of 'UART_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.656
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.679
  Arrival Time                  0.832
  Slack Time                    0.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | RST ^      |           | 0.000 |       |   0.000 |   -0.153 | 
     | rstmux/FE_PHC14_RST | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.342 |   0.342 |    0.189 | 
     | rstmux/FE_PHC15_RST | A ^ -> Y ^ | DLY4X1M   | 0.080 | 0.367 |   0.709 |    0.556 | 
     | rstmux/U1           | A ^ -> Y ^ | MX2X2M    | 0.133 | 0.122 |   0.831 |    0.677 | 
     | u3/SYNC_RST_reg     | RN ^       | SDFFRQX1M | 0.133 | 0.001 |   0.832 |    0.679 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.153 | 
     | UART_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.165 | 
     | UART_CLK__L2_I0    | A v -> Y ^ | CLKINVX8M  | 0.011 | 0.011 |   0.023 |    0.176 | 
     | uartmux/U1         | A ^ -> Y ^ | MX2X2M     | 0.062 | 0.072 |   0.095 |    0.248 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.156 |    0.309 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.196 |    0.349 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.255 |    0.408 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.320 |    0.473 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.375 |    0.528 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.427 |    0.580 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.479 |    0.632 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.532 |    0.685 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.586 |    0.739 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.610 |    0.763 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.632 |    0.785 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.655 |    0.808 | 
     | u3/SYNC_RST_reg    | CK ^       | SDFFRQX1M  | 0.023 | 0.001 |   0.656 |    0.809 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u2/internal_reg/CK 
Endpoint:   u2/internal_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.849
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.164 | 
     | rstmux/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.359 |   0.359 |    0.194 | 
     | rstmux/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.071 | 0.362 |   0.721 |    0.557 | 
     | rstmux/U1               | B ^ -> Y ^ | MX2X2M    | 0.133 | 0.128 |   0.849 |    0.684 | 
     | u2/internal_reg         | RN ^       | SDFFRQX2M | 0.133 | 0.001 |   0.849 |    0.685 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.164 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.179 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.195 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.241 | 
     | scan_clk__L4_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.293 | 
     | scan_clk__L5_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.342 | 
     | scan_clk__L6_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.389 | 
     | scan_clk__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.436 | 
     | scan_clk__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.483 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.528 | 
     | refmux/U1        | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.612 | 
     | ref_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.688 | 
     | ref_clock__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.720 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.752 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.781 | 
     | ref_clock__L5_I1 | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.816 | 
     | u2/internal_reg  | CK ^       | SDFFRQX2M  | 0.035 | 0.007 |   0.658 |    0.822 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u2/SYNC_RST_reg/CK 
Endpoint:   u2/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.850
  Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.168 | 
     | rstmux/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.359 |   0.359 |    0.190 | 
     | rstmux/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.071 | 0.362 |   0.721 |    0.552 | 
     | rstmux/U1               | B ^ -> Y ^ | MX2X2M    | 0.133 | 0.128 |   0.849 |    0.680 | 
     | u2/SYNC_RST_reg         | RN ^       | SDFFRQX1M | 0.133 | 0.001 |   0.850 |    0.681 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.168 | 
     | scan_clk__L1_I0  | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.183 | 
     | scan_clk__L2_I0  | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.199 | 
     | scan_clk__L3_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.245 | 
     | scan_clk__L4_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.297 | 
     | scan_clk__L5_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.346 | 
     | scan_clk__L6_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.393 | 
     | scan_clk__L7_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.440 | 
     | scan_clk__L8_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.487 | 
     | scan_clk__L9_I0  | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.532 | 
     | refmux/U1        | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.616 | 
     | ref_clock__L1_I0 | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.692 | 
     | ref_clock__L2_I0 | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.724 | 
     | ref_clock__L3_I0 | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.756 | 
     | ref_clock__L4_I0 | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.785 | 
     | ref_clock__L5_I1 | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    0.820 | 
     | u2/SYNC_RST_reg  | CK ^       | SDFFRQX1M  | 0.035 | 0.007 |   0.658 |    0.826 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u1/\count_reg[0] /CK 
Endpoint:   u1/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.825
  Arrival Time                  1.099
  Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.273 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |    0.077 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.442 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.806 | 
     | u1/\count_reg[0]         | SN ^       | SDFFSQX2M | 0.560 | 0.019 |   1.099 |    0.825 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.273 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.288 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.304 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.383 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.444 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.484 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.543 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.608 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.663 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.715 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.767 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.820 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.874 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.898 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.920 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    0.943 | 
     | u1/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.023 | 0.001 |   0.670 |    0.943 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u1/flag_reg/CK 
Endpoint:   u1/flag_reg/SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.825
  Arrival Time                  1.099
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.274 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |    0.076 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.441 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.806 | 
     | u1/flag_reg              | SN ^       | SDFFSQX1M | 0.560 | 0.019 |   1.099 |    0.825 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.274 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.289 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.305 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.384 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.445 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.485 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.544 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.609 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.664 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.716 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.768 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.821 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.875 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.899 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.921 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    0.944 | 
     | u1/flag_reg        | CK ^       | SDFFSQX1M  | 0.023 | 0.001 |   0.670 |    0.944 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u0/flag_reg/CK 
Endpoint:   u0/flag_reg/SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.824
  Arrival Time                  1.107
  Slack Time                    0.283
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.283 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |    0.067 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.432 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.797 | 
     | u0/flag_reg              | SN ^       | SDFFSQX2M | 0.560 | 0.027 |   1.107 |    0.824 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.283 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.297 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.314 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.392 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.453 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.494 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.553 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.617 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.673 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.725 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.777 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.829 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.884 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.907 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.930 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.019 | 0.021 |   0.668 |    0.951 | 
     | u0/flag_reg        | CK ^       | SDFFSQX2M  | 0.019 | 0.001 |   0.669 |    0.952 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u0/\count_reg[0] /CK 
Endpoint:   u0/\count_reg[0] /SN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.824
  Arrival Time                  1.108
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.284 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |    0.066 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.431 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.796 | 
     | u0/\count_reg[0]         | SN ^       | SDFFSQX2M | 0.560 | 0.028 |   1.108 |    0.824 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.284 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.298 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.315 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.393 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.454 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.495 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.554 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.618 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.674 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.726 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.778 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.831 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.885 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    0.908 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    0.931 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.019 | 0.021 |   0.668 |    0.952 | 
     | u0/\count_reg[0]   | CK ^       | SDFFSQX2M  | 0.019 | 0.001 |   0.669 |    0.953 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RegFile/\mem_reg[2][0] /CK 
Endpoint:   RegFile/\mem_reg[2][0] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.650
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.807
  Arrival Time                  1.140
  Slack Time                    0.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.333 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.356 |   0.356 |    0.022 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.358 |   0.714 |    0.380 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.551 | 0.362 |   1.076 |    0.743 | 
     | RegFile/\mem_reg[2][0]   | SN ^       | SDFFSQX2M | 0.564 | 0.064 |   1.140 |    0.807 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.333 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.348 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.364 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.410 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.462 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.511 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.557 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.605 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.652 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.697 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.781 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.857 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.889 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.921 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.950 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.982 | 
     | RegFile/\mem_reg[2][0] | CK ^       | SDFFSQX2M  | 0.032 | 0.002 |   0.650 |    0.983 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin RegFile/\mem_reg[2][7] /CK 
Endpoint:   RegFile/\mem_reg[2][7] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.651
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.807
  Arrival Time                  1.142
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.335 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.356 |   0.356 |    0.021 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.358 |   0.714 |    0.379 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.551 | 0.362 |   1.076 |    0.741 | 
     | RegFile/\mem_reg[2][7]   | SN ^       | SDFFSQX2M | 0.565 | 0.066 |   1.142 |    0.807 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.335 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.349 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.366 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.412 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.463 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.512 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.559 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.606 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.653 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.699 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.783 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.858 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.891 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.922 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.951 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.983 | 
     | RegFile/\mem_reg[2][7] | CK ^       | SDFFSQX2M  | 0.032 | 0.003 |   0.651 |    0.986 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin RegFile/\mem_reg[3][5] /CK 
Endpoint:   RegFile/\mem_reg[3][5] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.652
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.808
  Arrival Time                  1.149
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.340 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.356 |   0.356 |    0.015 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.358 |   0.714 |    0.373 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.551 | 0.362 |   1.076 |    0.735 | 
     | RegFile/\mem_reg[3][5]   | SN ^       | SDFFSQX2M | 0.565 | 0.073 |   1.149 |    0.808 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.340 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.355 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.371 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.417 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.469 | 
     | scan_clk__L5_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.518 | 
     | scan_clk__L6_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.565 | 
     | scan_clk__L7_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.612 | 
     | scan_clk__L8_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.659 | 
     | scan_clk__L9_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.704 | 
     | refmux/U1              | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.788 | 
     | ref_clock__L1_I0       | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.864 | 
     | ref_clock__L2_I0       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.896 | 
     | ref_clock__L3_I0       | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.928 | 
     | ref_clock__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    0.957 | 
     | ref_clock__L5_I0       | A v -> Y ^ | CLKINVX40M | 0.032 | 0.032 |   0.648 |    0.989 | 
     | RegFile/\mem_reg[3][5] | CK ^       | SDFFSQX2M  | 0.032 | 0.004 |   0.652 |    0.992 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin rx/sampling/\sampled_count_reg[1] /CK 
Endpoint:   rx/sampling/\sampled_count_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.087
  Slack Time                    0.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.380 | 
     | rst2mux/FE_PHC1_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.031 | 
     | rst2mux/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.335 | 
     | rst2mux/U1                        | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.699 | 
     | rx/sampling/\sampled_count_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.008 |   1.087 |    0.707 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.380 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.395 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.411 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.457 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.509 | 
     | scan_clk__L5_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.558 | 
     | scan_clk__L6_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.606 | 
     | scan_clk__L7_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.652 | 
     | scan_clk__L8_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.697 | 
     | scan_clk__L9_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.744 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.797 | 
     | scan_clk__L11_I0                  | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.818 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.831 | 
     | rxmux/U1                          | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.908 | 
     | rx_clock__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.979 | 
     | rx_clock__L2_I0                   | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.023 | 
     | rx_clock__L3_I2                   | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.048 | 
     | rx/sampling/\sampled_count_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.049 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin rx/EDGE_U0/\edge_count_reg[1] /CK 
Endpoint:   rx/EDGE_U0/\edge_count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.090
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | rst2mux/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.031 | 
     | rst2mux/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.334 | 
     | rst2mux/U1                    | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.699 | 
     | rx/EDGE_U0/\edge_count_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.010 |   1.090 |    0.709 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.395 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.412 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.458 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.509 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.559 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.607 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.653 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.698 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.745 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.798 | 
     | scan_clk__L11_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.818 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.831 | 
     | rxmux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.909 | 
     | rx_clock__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.980 | 
     | rx_clock__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.023 | 
     | rx_clock__L3_I3               | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.669 |    1.050 | 
     | rx/EDGE_U0/\edge_count_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.671 |    1.052 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin rx/sampling/\sampled_count_reg[0] /CK 
Endpoint:   rx/sampling/\sampled_count_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.088
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | rst2mux/FE_PHC1_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.031 | 
     | rst2mux/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.334 | 
     | rst2mux/U1                        | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.698 | 
     | rx/sampling/\sampled_count_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.008 |   1.088 |    0.707 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.396 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.412 | 
     | scan_clk__L3_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.458 | 
     | scan_clk__L4_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.510 | 
     | scan_clk__L5_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.559 | 
     | scan_clk__L6_I1                   | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.607 | 
     | scan_clk__L7_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.653 | 
     | scan_clk__L8_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.698 | 
     | scan_clk__L9_I1                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.745 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.798 | 
     | scan_clk__L11_I0                  | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.819 | 
     | scan_clk__L12_I0                  | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.832 | 
     | rxmux/U1                          | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.909 | 
     | rx_clock__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.980 | 
     | rx_clock__L2_I0                   | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.024 | 
     | rx_clock__L3_I2                   | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.049 | 
     | rx/sampling/\sampled_count_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.668 |    1.049 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin rx/EDGE_U0/\edge_count_reg[2] /CK 
Endpoint:   rx/EDGE_U0/\edge_count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.090
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | rst2mux/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.031 | 
     | rst2mux/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.334 | 
     | rst2mux/U1                    | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.698 | 
     | rx/EDGE_U0/\edge_count_reg[2] | RN ^       | SDFFRQX2M | 0.560 | 0.010 |   1.090 |    0.709 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.396 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.412 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.458 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.510 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.559 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.607 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.653 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.698 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.745 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.798 | 
     | scan_clk__L11_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.819 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.832 | 
     | rxmux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.909 | 
     | rx_clock__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.980 | 
     | rx_clock__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.024 | 
     | rx_clock__L3_I3               | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.669 |    1.051 | 
     | rx/EDGE_U0/\edge_count_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.001 |   0.670 |    1.052 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin rx/EDGE_U0/\bit_count_reg[0] /CK 
Endpoint:   rx/EDGE_U0/\bit_count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  1.088
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | rst2mux/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.032 | 
     | rst2mux/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.333 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.698 | 
     | rx/EDGE_U0/\bit_count_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.008 |   1.088 |    0.706 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.396 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.413 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.458 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.510 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.559 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.607 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.653 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.699 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.745 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.798 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.819 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.832 | 
     | rxmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.909 | 
     | rx_clock__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.980 | 
     | rx_clock__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.024 | 
     | rx_clock__L3_I2              | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.049 | 
     | rx/EDGE_U0/\bit_count_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.668 |    1.050 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin rx/EDGE_U0/\edge_count_reg[0] /CK 
Endpoint:   rx/EDGE_U0/\edge_count_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.089
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | rst2mux/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.032 | 
     | rst2mux/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.333 | 
     | rst2mux/U1                    | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.698 | 
     | rx/EDGE_U0/\edge_count_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.009 |   1.089 |    0.707 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.396 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.413 | 
     | scan_clk__L3_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.459 | 
     | scan_clk__L4_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.510 | 
     | scan_clk__L5_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.560 | 
     | scan_clk__L6_I1               | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.608 | 
     | scan_clk__L7_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.654 | 
     | scan_clk__L8_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.699 | 
     | scan_clk__L9_I1               | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.746 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.799 | 
     | scan_clk__L11_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.819 | 
     | scan_clk__L12_I0              | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.832 | 
     | rxmux/U1                      | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.910 | 
     | rx_clock__L1_I0               | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.981 | 
     | rx_clock__L2_I0               | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.024 | 
     | rx_clock__L3_I1               | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.050 | 
     | rx/EDGE_U0/\edge_count_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.051 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin rx/EDGE_U0/\bit_count_reg[2] /CK 
Endpoint:   rx/EDGE_U0/\bit_count_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.089
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | rst2mux/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.032 | 
     | rst2mux/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.333 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.698 | 
     | rx/EDGE_U0/\bit_count_reg[2] | RN ^       | SDFFRQX2M | 0.560 | 0.009 |   1.089 |    0.707 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.396 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.413 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.459 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.510 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.560 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.608 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.654 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.699 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.746 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.799 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.819 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.832 | 
     | rxmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.910 | 
     | rx_clock__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.981 | 
     | rx_clock__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.024 | 
     | rx_clock__L3_I1              | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.050 | 
     | rx/EDGE_U0/\bit_count_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.051 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin rx/controller/\current_state_reg[0] /CK 
Endpoint:   rx/controller/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.089
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | rst2mux/FE_PHC1_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.033 | 
     | rst2mux/FE_PHC4_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.333 | 
     | rst2mux/U1                          | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.697 | 
     | rx/controller/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.010 |   1.089 |    0.707 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.397 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.413 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.459 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.511 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.560 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.608 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.654 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.699 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.746 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.799 | 
     | scan_clk__L11_I0                    | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.820 | 
     | scan_clk__L12_I0                    | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.833 | 
     | rxmux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.910 | 
     | rx_clock__L1_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.981 | 
     | rx_clock__L2_I0                     | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.025 | 
     | rx_clock__L3_I1                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.051 | 
     | rx/controller/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.051 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin rx/sampling/sampled_bit_reg/CK 
Endpoint:   rx/sampling/sampled_bit_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.091
  Slack Time                    0.384
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.384 | 
     | rst2mux/FE_PHC1_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.034 | 
     | rst2mux/FE_PHC4_scan_rst    | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.331 | 
     | rst2mux/U1                  | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.695 | 
     | rx/sampling/sampled_bit_reg | RN ^       | SDFFRQX2M | 0.560 | 0.012 |   1.091 |    0.707 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.384 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.399 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.415 | 
     | scan_clk__L3_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.461 | 
     | scan_clk__L4_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.513 | 
     | scan_clk__L5_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.562 | 
     | scan_clk__L6_I1             | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.610 | 
     | scan_clk__L7_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.656 | 
     | scan_clk__L8_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.701 | 
     | scan_clk__L9_I1             | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.748 | 
     | scan_clk__L10_I0            | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.801 | 
     | scan_clk__L11_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.822 | 
     | scan_clk__L12_I0            | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.835 | 
     | rxmux/U1                    | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.912 | 
     | rx_clock__L1_I0             | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.983 | 
     | rx_clock__L2_I0             | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.027 | 
     | rx_clock__L3_I2             | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.052 | 
     | rx/sampling/sampled_bit_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.669 |    1.053 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin rx/sampling/conseq_sampled_bit_reg/CK 
Endpoint:   rx/sampling/conseq_sampled_bit_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.093
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | rst2mux/FE_PHC1_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.036 | 
     | rst2mux/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.329 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.694 | 
     | rx/sampling/conseq_sampled_bit_reg | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.093 |    0.707 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.400 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.417 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.462 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.514 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.563 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.612 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.657 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.703 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.750 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.803 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.823 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.836 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.914 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.985 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.028 | 
     | rx_clock__L3_I2                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.053 | 
     | rx/sampling/conseq_sampled_bit_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.054 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin rx/controller/\current_state_reg[2] /CK 
Endpoint:   rx/controller/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.093
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | rst2mux/FE_PHC1_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.036 | 
     | rst2mux/FE_PHC4_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.329 | 
     | rst2mux/U1                          | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.693 | 
     | rx/controller/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.093 |    0.707 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.386 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.401 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.417 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.463 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.515 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.564 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.612 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.658 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.703 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.750 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.803 | 
     | scan_clk__L11_I0                    | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.824 | 
     | scan_clk__L12_I0                    | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.837 | 
     | rxmux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.914 | 
     | rx_clock__L1_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.985 | 
     | rx_clock__L2_I0                     | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.029 | 
     | rx_clock__L3_I1                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.054 | 
     | rx/controller/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.000 |   0.669 |    1.055 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin rx/controller/\current_state_reg[1] /CK 
Endpoint:   rx/controller/\current_state_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.093
  Slack Time                    0.386
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.386 | 
     | rst2mux/FE_PHC1_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.037 | 
     | rst2mux/FE_PHC4_scan_rst            | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.329 | 
     | rst2mux/U1                          | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.693 | 
     | rx/controller/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.013 |   1.093 |    0.707 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.401 | 
     | scan_clk__L2_I0                     | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.418 | 
     | scan_clk__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.463 | 
     | scan_clk__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.515 | 
     | scan_clk__L5_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.564 | 
     | scan_clk__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.612 | 
     | scan_clk__L7_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.658 | 
     | scan_clk__L8_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.704 | 
     | scan_clk__L9_I1                     | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.750 | 
     | scan_clk__L10_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.803 | 
     | scan_clk__L11_I0                    | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.824 | 
     | scan_clk__L12_I0                    | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.837 | 
     | rxmux/U1                            | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.914 | 
     | rx_clock__L1_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.985 | 
     | rx_clock__L2_I0                     | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.029 | 
     | rx_clock__L3_I1                     | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.055 | 
     | rx/controller/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.000 |   0.668 |    1.055 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u1/\count_reg[6] /CK 
Endpoint:   u1/\count_reg[6] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.096
  Slack Time                    0.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.387 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.037 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.328 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.692 | 
     | u1/\count_reg[6]         | RN ^       | SDFFRQX2M | 0.560 | 0.016 |   1.096 |    0.709 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.387 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.402 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.418 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.497 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.558 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.598 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.657 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.722 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.777 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.829 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.881 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.934 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.988 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.012 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.034 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.057 | 
     | u1/\count_reg[6]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.671 |    1.058 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u1/\count_reg[1] /CK 
Endpoint:   u1/\count_reg[1] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  1.096
  Slack Time                    0.388
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.388 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.038 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.327 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.692 | 
     | u1/\count_reg[1]         | RN ^       | SDFFRQX2M | 0.560 | 0.017 |   1.096 |    0.708 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.388 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.402 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.419 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.497 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.558 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.599 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.658 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.722 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.778 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.830 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.882 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.935 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.989 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.012 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.035 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.058 | 
     | u1/\count_reg[1]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.670 |    1.058 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin data_synch/enable_reg/CK 
Endpoint:   data_synch/enable_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.658
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  1.085
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.389 | 
     | rst1mux/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.065 | 0.356 |   0.356 |   -0.033 | 
     | rst1mux/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.066 | 0.358 |   0.714 |    0.325 | 
     | rst1mux/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.551 | 0.362 |   1.076 |    0.687 | 
     | data_synch/enable_reg    | RN ^       | SDFFRQX2M | 0.552 | 0.009 |   1.085 |    0.696 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |    0.389 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.403 | 
     | scan_clk__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.420 | 
     | scan_clk__L3_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.465 | 
     | scan_clk__L4_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.517 | 
     | scan_clk__L5_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.178 |    0.566 | 
     | scan_clk__L6_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.224 |    0.613 | 
     | scan_clk__L7_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.271 |    0.660 | 
     | scan_clk__L8_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.319 |    0.707 | 
     | scan_clk__L9_I0       | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.364 |    0.752 | 
     | refmux/U1             | B ^ -> Y ^ | MX2X6M     | 0.061 | 0.084 |   0.448 |    0.837 | 
     | ref_clock__L1_I0      | A ^ -> Y ^ | CLKBUFX12M | 0.053 | 0.076 |   0.524 |    0.912 | 
     | ref_clock__L2_I0      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.032 |   0.556 |    0.944 | 
     | ref_clock__L3_I0      | A v -> Y ^ | CLKINVX40M | 0.034 | 0.032 |   0.587 |    0.976 | 
     | ref_clock__L4_I0      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.029 |   0.616 |    1.005 | 
     | ref_clock__L5_I1      | A v -> Y ^ | CLKINVX40M | 0.033 | 0.035 |   0.651 |    1.040 | 
     | data_synch/enable_reg | CK ^       | SDFFRQX2M  | 0.035 | 0.007 |   0.658 |    1.047 | 
     +--------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin rx/deserial/\P_data_reg[6] /CK 
Endpoint:   rx/deserial/\P_data_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.096
  Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.389 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.039 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.326 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.690 | 
     | rx/deserial/\P_data_reg[6] | RN ^       | SDFFRQX2M | 0.560 | 0.017 |   1.096 |    0.707 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.389 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.404 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.420 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.466 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.518 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.567 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.615 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.661 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.706 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.753 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.806 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.827 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.840 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.917 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.988 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.032 | 
     | rx_clock__L3_I2            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.056 | 
     | rx/deserial/\P_data_reg[6] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.669 |    1.058 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin rx/deserial/\P_data_reg[1] /CK 
Endpoint:   rx/deserial/\P_data_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.100
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.041 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.324 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.689 | 
     | rx/deserial/\P_data_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.100 |    0.709 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.405 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.422 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.467 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.519 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.568 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.617 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.662 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.708 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.755 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.808 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.828 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.841 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.919 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.990 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.033 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.060 | 
     | rx/deserial/\P_data_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.062 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin rx/deserial/\P_data_reg[5] /CK 
Endpoint:   rx/deserial/\P_data_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.101
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.041 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.324 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/deserial/\P_data_reg[5] | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.101 |    0.710 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.422 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.468 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.520 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.569 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.617 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.663 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.708 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.755 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.808 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.829 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.842 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.919 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.990 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.034 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.061 | 
     | rx/deserial/\P_data_reg[5] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin rx/deserial/\P_data_reg[4] /CK 
Endpoint:   rx/deserial/\P_data_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.101
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.324 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/deserial/\P_data_reg[4] | RN ^       | SDFFRQX2M | 0.560 | 0.022 |   1.101 |    0.710 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.468 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.520 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.569 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.617 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.663 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.709 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.755 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.808 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.829 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.842 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.919 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.990 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.034 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.061 | 
     | rx/deserial/\P_data_reg[4] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.063 | 
     +-------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin rx/deserial/\P_data_reg[0] /CK 
Endpoint:   rx/deserial/\P_data_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.101
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.323 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/deserial/\P_data_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.101 |    0.709 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.468 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.520 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.569 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.617 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.663 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.709 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.755 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.808 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.829 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.842 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.919 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.990 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.034 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.061 | 
     | rx/deserial/\P_data_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.671 |    1.062 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin rx/controller/\prescale_reg_reg[1] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.101
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | rst2mux/FE_PHC1_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.323 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/controller/\prescale_reg_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.101 |    0.709 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.468 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.520 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.569 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.617 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.663 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.709 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.755 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.808 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.829 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.842 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.919 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.990 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.034 | 
     | rx_clock__L3_I0                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.061 | 
     | rx/controller/\prescale_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.063 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u1/\count_reg[2] /CK 
Endpoint:   u1/\count_reg[2] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.708
  Arrival Time                  1.100
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.323 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | u1/\count_reg[2]         | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.100 |    0.708 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.501 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.562 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.603 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.662 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.726 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.782 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.834 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.886 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.938 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.993 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.016 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.039 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.061 | 
     | u1/\count_reg[2]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.670 |    1.062 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin rx/deserial/\P_data_reg[7] /CK 
Endpoint:   rx/deserial/\P_data_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.099
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.323 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/deserial/\P_data_reg[7] | RN ^       | SDFFRQX2M | 0.560 | 0.020 |   1.099 |    0.707 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.406 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.469 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.520 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.570 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.618 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.664 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.709 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.756 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.809 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.829 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.842 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.920 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.991 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.034 | 
     | rx_clock__L3_I2            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.059 | 
     | rx/deserial/\P_data_reg[7] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.669 |    1.061 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin rx/deserial/parity_reg/CK 
Endpoint:   rx/deserial/parity_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.099
  Slack Time                    0.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.392 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.042 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.323 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.688 | 
     | rx/deserial/parity_reg   | RN ^       | SDFFRQX2M | 0.560 | 0.019 |   1.099 |    0.707 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.392 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.407 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.423 | 
     | scan_clk__L3_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.469 | 
     | scan_clk__L4_I0        | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.521 | 
     | scan_clk__L5_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.570 | 
     | scan_clk__L6_I1        | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.618 | 
     | scan_clk__L7_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.664 | 
     | scan_clk__L8_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.709 | 
     | scan_clk__L9_I1        | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.756 | 
     | scan_clk__L10_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.809 | 
     | scan_clk__L11_I0       | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.830 | 
     | scan_clk__L12_I0       | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.843 | 
     | rxmux/U1               | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.920 | 
     | rx_clock__L1_I0        | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.991 | 
     | rx_clock__L2_I0        | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.035 | 
     | rx_clock__L3_I1        | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.060 | 
     | rx/deserial/parity_reg | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.061 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin rx/controller/\prescale_reg_reg[0] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.099
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | rst2mux/FE_PHC1_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.043 | 
     | rst2mux/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.322 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.687 | 
     | rx/controller/\prescale_reg_reg[0] | RN ^       | SDFFRQX2M | 0.560 | 0.020 |   1.099 |    0.707 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.407 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.424 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.469 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.521 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.570 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.618 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.664 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.710 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.756 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.809 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.830 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.843 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.920 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.991 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.035 | 
     | rx_clock__L3_I1                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.061 | 
     | rx/controller/\prescale_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.000 |   0.669 |    1.061 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin rx/EDGE_U0/\bit_count_reg[1] /CK 
Endpoint:   rx/EDGE_U0/\bit_count_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.668
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.706
  Arrival Time                  1.099
  Slack Time                    0.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.393 | 
     | rst2mux/FE_PHC1_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.043 | 
     | rst2mux/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.322 | 
     | rst2mux/U1                   | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.687 | 
     | rx/EDGE_U0/\bit_count_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.019 |   1.099 |    0.706 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.393 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.407 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.424 | 
     | scan_clk__L3_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.469 | 
     | scan_clk__L4_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.521 | 
     | scan_clk__L5_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.570 | 
     | scan_clk__L6_I1              | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.618 | 
     | scan_clk__L7_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.664 | 
     | scan_clk__L8_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.710 | 
     | scan_clk__L9_I1              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.757 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.809 | 
     | scan_clk__L11_I0             | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.830 | 
     | scan_clk__L12_I0             | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.843 | 
     | rxmux/U1                     | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.921 | 
     | rx_clock__L1_I0              | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.992 | 
     | rx_clock__L2_I0              | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.035 | 
     | rx_clock__L3_I2              | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.060 | 
     | rx/EDGE_U0/\bit_count_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.668 |    1.061 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u0/\count_reg[5] /CK 
Endpoint:   u0/\count_reg[5] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.101
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.044 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.321 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.686 | 
     | u0/\count_reg[5]         | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.101 |    0.707 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.408 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.425 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.503 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.564 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.605 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.664 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.728 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.784 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.836 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.888 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.941 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.995 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.018 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.041 | 
     | uart_clock__L12_I1 | A v -> Y ^ | CLKINVX24M | 0.019 | 0.021 |   0.668 |    1.062 | 
     | u0/\count_reg[5]   | CK ^       | SDFFRQX2M  | 0.019 | 0.001 |   0.669 |    1.063 | 
     +-----------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin rx/deserial/\P_data_reg[2] /CK 
Endpoint:   rx/deserial/\P_data_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.104
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.044 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.321 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.686 | 
     | rx/deserial/\P_data_reg[2] | RN ^       | SDFFRQX2M | 0.560 | 0.024 |   1.104 |    0.710 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.408 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.425 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.471 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.522 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.572 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.620 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.666 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.711 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.758 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.811 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.831 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.844 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.922 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.993 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.036 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.063 | 
     | rx/deserial/\P_data_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.065 | 
     +-------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin rx/controller/\prescale_reg_reg[2] /CK 
Endpoint:   rx/controller/\prescale_reg_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  1.101
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | rst2mux/FE_PHC1_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.044 | 
     | rst2mux/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.321 | 
     | rst2mux/U1                         | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.686 | 
     | rx/controller/\prescale_reg_reg[2] | RN ^       | SDFFRQX2M | 0.560 | 0.021 |   1.101 |    0.707 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.408 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.425 | 
     | scan_clk__L3_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.471 | 
     | scan_clk__L4_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.523 | 
     | scan_clk__L5_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.572 | 
     | scan_clk__L6_I1                    | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.620 | 
     | scan_clk__L7_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.666 | 
     | scan_clk__L8_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.711 | 
     | scan_clk__L9_I1                    | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.758 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.811 | 
     | scan_clk__L11_I0                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.831 | 
     | scan_clk__L12_I0                   | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.844 | 
     | rxmux/U1                           | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.922 | 
     | rx_clock__L1_I0                    | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.993 | 
     | rx_clock__L2_I0                    | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.642 |    1.037 | 
     | rx_clock__L3_I1                    | A v -> Y ^ | CLKINVX24M | 0.025 | 0.026 |   0.668 |    1.062 | 
     | rx/controller/\prescale_reg_reg[2] | CK ^       | SDFFRQX2M  | 0.025 | 0.001 |   0.669 |    1.063 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u1/\count_reg[3] /CK 
Endpoint:   u1/\count_reg[3] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.670
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.103
  Slack Time                    0.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.394 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.044 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.321 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.685 | 
     | u1/\count_reg[3]         | RN ^       | SDFFRQX2M | 0.560 | 0.023 |   1.103 |    0.709 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.394 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.409 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.425 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.504 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.565 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.606 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.665 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.729 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.784 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.836 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.888 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.941 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.996 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.019 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.041 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.064 | 
     | u1/\count_reg[3]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.670 |    1.065 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin rx/deserial/\P_data_reg[3] /CK 
Endpoint:   rx/deserial/\P_data_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.105
  Slack Time                    0.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.395 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.045 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.320 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.685 | 
     | rx/deserial/\P_data_reg[3] | RN ^       | SDFFRQX2M | 0.560 | 0.025 |   1.105 |    0.710 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.395 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.409 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.426 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.472 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.129 |    0.524 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.573 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.621 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.667 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.712 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.759 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.812 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.832 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.845 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.923 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.994 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.038 | 
     | rx_clock__L3_I0            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.027 |   0.669 |    1.064 | 
     | rx/deserial/\P_data_reg[3] | CK ^       | SDFFRQX2M  | 0.025 | 0.002 |   0.671 |    1.066 | 
     +-------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u1/\count_reg[4] /CK 
Endpoint:   u1/\count_reg[4] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.105
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.046 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.319 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.684 | 
     | u1/\count_reg[4]         | RN ^       | SDFFRQX2M | 0.560 | 0.025 |   1.105 |    0.709 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.410 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.427 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.109 |    0.505 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.170 |    0.566 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.607 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.666 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.730 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.786 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.838 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.890 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.943 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.997 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.020 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.043 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.066 | 
     | u1/\count_reg[4]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.671 |    1.066 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u1/\count_reg[5] /CK 
Endpoint:   u1/\count_reg[5] /RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.709
  Arrival Time                  1.105
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | rst2mux/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.046 | 
     | rst2mux/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.319 | 
     | rst2mux/U1               | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.684 | 
     | u1/\count_reg[5]         | RN ^       | SDFFRQX2M | 0.560 | 0.025 |   1.105 |    0.709 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |            |       |       |  Time   |   Time   | 
     |--------------------+------------+------------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.410 | 
     | scan_clk__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.427 | 
     | uartmux/U1         | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.078 |   0.110 |    0.506 | 
     | uart_clock__L1_I0  | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.061 |   0.171 |    0.567 | 
     | uart_clock__L2_I0  | A ^ -> Y v | CLKINVX32M | 0.032 | 0.041 |   0.211 |    0.607 | 
     | uart_clock__L3_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.059 |   0.270 |    0.666 | 
     | uart_clock__L4_I0  | A v -> Y v | CLKBUFX20M | 0.037 | 0.064 |   0.334 |    0.730 | 
     | uart_clock__L5_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.056 |   0.390 |    0.786 | 
     | uart_clock__L6_I1  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.442 |    0.838 | 
     | uart_clock__L7_I2  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.494 |    0.890 | 
     | uart_clock__L8_I0  | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.547 |    0.943 | 
     | uart_clock__L9_I0  | A v -> Y v | CLKBUFX40M | 0.026 | 0.054 |   0.601 |    0.997 | 
     | uart_clock__L10_I0 | A v -> Y ^ | CLKINVX40M | 0.022 | 0.023 |   0.624 |    1.020 | 
     | uart_clock__L11_I0 | A ^ -> Y v | CLKINVX40M | 0.021 | 0.023 |   0.647 |    1.043 | 
     | uart_clock__L12_I0 | A v -> Y ^ | CLKINVX24M | 0.023 | 0.023 |   0.670 |    1.066 | 
     | u1/\count_reg[5]   | CK ^       | SDFFRQX2M  | 0.023 | 0.001 |   0.671 |    1.067 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin rx/EDGE_U0/\prescale_reg_reg[1] /CK 
Endpoint:   rx/EDGE_U0/\prescale_reg_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.671
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.710
  Arrival Time                  1.108
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.398 | 
     | rst2mux/FE_PHC1_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.350 |   0.350 |   -0.048 | 
     | rst2mux/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.365 |   0.715 |    0.317 | 
     | rst2mux/U1                      | B ^ -> Y ^ | MX2X8M    | 0.560 | 0.365 |   1.080 |    0.681 | 
     | rx/EDGE_U0/\prescale_reg_reg[1] | RN ^       | SDFFRQX2M | 0.560 | 0.028 |   1.108 |    0.710 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.398 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.413 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.429 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.475 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.527 | 
     | scan_clk__L5_I1                 | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.576 | 
     | scan_clk__L6_I1                 | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.624 | 
     | scan_clk__L7_I1                 | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.670 | 
     | scan_clk__L8_I1                 | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.715 | 
     | scan_clk__L9_I1                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.762 | 
     | scan_clk__L10_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.815 | 
     | scan_clk__L11_I0                | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.836 | 
     | scan_clk__L12_I0                | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.849 | 
     | rxmux/U1                        | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.926 | 
     | rx_clock__L1_I0                 | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.997 | 
     | rx_clock__L2_I0                 | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.041 | 
     | rx_clock__L3_I3                 | A v -> Y ^ | CLKINVX24M | 0.026 | 0.027 |   0.669 |    1.068 | 
     | rx/EDGE_U0/\prescale_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.671 |    1.070 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin rx/par_checker/par_err_reg/CK 
Endpoint:   rx/par_checker/par_err_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.669
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  1.098
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                            |            |          |       |       |  Time   |   Time   | 
     |----------------------------+------------+----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.399 | 
     | rst2mux/FE_PHC1_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.057 | 0.350 |   0.350 |   -0.049 | 
     | rst2mux/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.076 | 0.365 |   0.715 |    0.316 | 
     | rst2mux/U1                 | B ^ -> Y ^ | MX2X8M   | 0.560 | 0.365 |   1.080 |    0.681 | 
     | rx/par_checker/par_err_reg | RN ^       | SDFFRX1M | 0.560 | 0.018 |   1.098 |    0.700 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.010 | 0.014 |   0.014 |    0.413 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX16M | 0.017 | 0.017 |   0.031 |    0.430 | 
     | scan_clk__L3_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.046 |   0.077 |    0.475 | 
     | scan_clk__L4_I0            | A ^ -> Y ^ | CLKBUFX24M | 0.029 | 0.052 |   0.128 |    0.527 | 
     | scan_clk__L5_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.049 |   0.178 |    0.576 | 
     | scan_clk__L6_I1            | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.226 |    0.624 | 
     | scan_clk__L7_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.020 | 0.046 |   0.272 |    0.670 | 
     | scan_clk__L8_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.045 |   0.317 |    0.716 | 
     | scan_clk__L9_I1            | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.047 |   0.364 |    0.762 | 
     | scan_clk__L10_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.417 |    0.815 | 
     | scan_clk__L11_I0           | A ^ -> Y v | CLKINVX40M | 0.016 | 0.021 |   0.437 |    0.836 | 
     | scan_clk__L12_I0           | A v -> Y ^ | CLKINVX32M | 0.010 | 0.013 |   0.450 |    0.849 | 
     | rxmux/U1                   | B ^ -> Y ^ | MX2X2M     | 0.063 | 0.077 |   0.528 |    0.926 | 
     | rx_clock__L1_I0            | A ^ -> Y ^ | CLKBUFX12M | 0.050 | 0.071 |   0.599 |    0.997 | 
     | rx_clock__L2_I0            | A ^ -> Y v | CLKINVX32M | 0.043 | 0.044 |   0.643 |    1.041 | 
     | rx_clock__L3_I2            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.667 |    1.066 | 
     | rx/par_checker/par_err_reg | CK ^       | SDFFRX1M   | 0.025 | 0.002 |   0.669 |    1.068 | 
     +-------------------------------------------------------------------------------------------+ 

