Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Mar 14 10:44:38 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.380        0.000                      0                  158        0.263        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.380        0.000                      0                  158        0.263        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.804ns  (logic 0.978ns (20.358%)  route 3.826ns (79.642%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.432    10.012    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.392    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.978ns (20.339%)  route 3.831ns (79.661%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.437    10.017    inputstorer/E[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 0.978ns (20.339%)  route 3.831ns (79.661%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.437    10.017    inputstorer/E[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y46         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.798ns  (logic 0.978ns (20.385%)  route 3.820ns (79.615%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.426    10.006    inputstorer/E[0]
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X56Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.631    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.952ns (20.231%)  route 3.754ns (79.769%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.622     5.206    inputstorer/btnB/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456     5.662 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.348    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X58Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.472 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.303     6.775    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X58Y60         LUT5 (Prop_lut5_I4_O)        0.124     6.899 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.564     7.463    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.587 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.456     8.043    inputstorer/btnB/M_detector_b_in
    SLICE_X58Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.167 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.744     9.912    alu16/adder/s0_0[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.577    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.978ns (21.051%)  route 3.668ns (78.949%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.274     9.854    inputstorer/E[0]
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y47         FDRE (Setup_fdre_C_CE)      -0.407    14.595    inputstorer/M_storeA_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.978ns (21.391%)  route 3.594ns (78.609%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.200     9.780    inputstorer/E[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.978ns (21.391%)  route 3.594ns (78.609%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.200     9.780    inputstorer/E[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.978ns (21.391%)  route 3.594ns (78.609%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.200     9.780    inputstorer/E[0]
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.850ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 0.978ns (21.391%)  route 3.594ns (78.609%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.624     5.208    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.692     6.356    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.124     6.480 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.307     6.788    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X64Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.912 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.807     7.718    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I4_O)        0.124     7.842 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.587     8.430    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y55         LUT2 (Prop_lut2_I0_O)        0.150     8.580 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.200     9.780    inputstorer/E[0]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y45         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                  4.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/btnA/CLK
    SLICE_X65Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.796    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X65Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/btnA/CLK
    SLICE_X65Y57         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/btnA/CLK
    SLICE_X65Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.796    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X65Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/btnA/CLK
    SLICE_X65Y58         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.592     1.536    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.796    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.862     2.052    inputstorer/btnA/CLK
    SLICE_X65Y59         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.641    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnB/CLK
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X59Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnB/CLK
    SLICE_X59Y59         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnB/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnB/CLK
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnB/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnB/M_ctr_q_reg[15]
    SLICE_X59Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnB/CLK
    SLICE_X59Y60         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y60         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnB/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.590     1.534    inputstorer/btnB/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.794    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X59Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.049    inputstorer/btnB/CLK
    SLICE_X59Y61         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X59Y61         FDRE (Hold_fdre_C_D)         0.105     1.639    inputstorer/btnB/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnB/CLK
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnB/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnB/M_ctr_q_reg[3]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnB/CLK
    SLICE_X59Y57         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y57         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnB/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.591     1.535    inputstorer/btnB/CLK
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnB/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.795    inputstorer/btnB/M_ctr_q_reg[7]
    SLICE_X59Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.903 r  inputstorer/btnB/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnB/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.860     2.050    inputstorer/btnB/CLK
    SLICE_X59Y58         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.105     1.640    inputstorer/btnB/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/btnA/CLK
    SLICE_X65Y55         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.797    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X65Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.905    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X65Y55         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.053    inputstorer/btnA/CLK
    SLICE_X65Y55         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.105     1.642    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/btnA/CLK
    SLICE_X65Y56         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.797    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X65Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y56         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.053    inputstorer/btnA/CLK
    SLICE_X65Y56         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.105     1.642    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y47   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y49   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y45   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.206ns  (logic 6.793ns (39.478%)  route 10.413ns (60.522%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  alu16/adder/s0__13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    alu16/adder/s0__13_carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.255 f  alu16/adder/s0__13_carry__1/O[3]
                         net (fo=1, routed)           0.579     6.834    alu16/adder/s0__13_carry__1_n_4
    SLICE_X57Y47         LUT5 (Prop_lut5_I0_O)        0.307     7.141 f  alu16/adder/io_led_OBUF[19]_inst_i_2/O
                         net (fo=2, routed)           0.875     8.017    alu16/adder/M_adder_out[11]
    SLICE_X57Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.141 r  alu16/adder/io_led_OBUF[8]_inst_i_11/O
                         net (fo=2, routed)           1.039     9.179    alu16/adder/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I4_O)        0.124     9.303 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.203    10.506    alu16/adder/M_adder_z
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    10.630 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.025    13.655    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    17.206 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.206    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.662ns  (logic 6.906ns (41.448%)  route 9.756ns (58.552%))
  Logic Levels:           11  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  alu16/adder/s0__13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    alu16/adder/s0__13_carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.057 r  alu16/adder/s0__13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.057    alu16/adder/s0__13_carry__1_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.372 f  alu16/adder/s0__13_carry__2/O[3]
                         net (fo=1, routed)           0.875     7.247    alu16/adder/s0__13_carry__2_n_4
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.307     7.554 f  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=5, routed)           0.832     8.386    alu16/adder/M_adder_n
    SLICE_X57Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  alu16/adder/io_led_OBUF[8]_inst_i_12/O
                         net (fo=2, routed)           0.723     9.233    alu16/adder/io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  alu16/adder/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.724    10.081    inputstorer/io_led[8]
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.124    10.205 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.910    13.115    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    16.662 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.662    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.895ns  (logic 6.882ns (43.300%)  route 9.012ns (56.700%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  alu16/adder/s0__13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    alu16/adder/s0__13_carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.057 r  alu16/adder/s0__13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.057    alu16/adder/s0__13_carry__1_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.372 r  alu16/adder/s0__13_carry__2/O[3]
                         net (fo=1, routed)           0.875     7.247    alu16/adder/s0__13_carry__2_n_4
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.307     7.554 r  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=5, routed)           1.290     8.844    alu16/adder/M_adder_n
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.146     8.990 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.155    12.145    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.750    15.895 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.895    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.680ns  (logic 6.298ns (40.164%)  route 9.382ns (59.836%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.062 r  alu16/adder/s0__13_carry__0/O[2]
                         net (fo=1, routed)           0.948     7.010    alu16/adder/s0__13_carry__0_n_5
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.301     7.311 r  alu16/adder/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.049     8.360    inputstorer/M_adder_out[6]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.484 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.693    12.177    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.680 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.680    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.083ns  (logic 5.371ns (35.613%)  route 9.711ns (64.387%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          5.143     6.616    inputstorer/io_dip_IBUF[0]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.124     6.740 r  inputstorer/io_led_OBUF[17]_inst_i_8/O
                         net (fo=1, routed)           0.872     7.612    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I5_O)        0.124     7.736 r  inputstorer/io_led_OBUF[17]_inst_i_4/O
                         net (fo=1, routed)           0.988     8.724    inputstorer/alu16/M_shifter_out[9]
    SLICE_X57Y43         LUT5 (Prop_lut5_I2_O)        0.124     8.848 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.709    11.557    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    15.083 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    15.083    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.030ns  (logic 6.657ns (44.287%)  route 8.374ns (55.713%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.940 r  alu16/adder/s0__13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.940    alu16/adder/s0__13_carry__0_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.057 r  alu16/adder/s0__13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.057    alu16/adder/s0__13_carry__1_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.372 r  alu16/adder/s0__13_carry__2/O[3]
                         net (fo=1, routed)           0.875     7.247    alu16/adder/s0__13_carry__2_n_4
    SLICE_X56Y48         LUT5 (Prop_lut5_I0_O)        0.307     7.554 r  alu16/adder/io_led_OBUF[23]_inst_i_2/O
                         net (fo=5, routed)           0.602     8.156    inputstorer/M_adder_n
    SLICE_X64Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.280 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.205    11.485    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.030 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.030    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 6.313ns (43.209%)  route 8.297ns (56.791%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.823 r  alu16/adder/s0__13_carry/CO[3]
                         net (fo=1, routed)           0.000     5.823    alu16/adder/s0__13_carry_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.042 r  alu16/adder/s0__13_carry__0/O[0]
                         net (fo=1, routed)           0.625     6.668    alu16/adder/s0__13_carry__0_n_7
    SLICE_X57Y44         LUT5 (Prop_lut5_I0_O)        0.295     6.963 r  alu16/adder/io_led_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.810     7.773    inputstorer/M_adder_out[4]
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.169    11.066    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    14.610 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.610    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.471ns  (logic 6.230ns (43.053%)  route 8.241ns (56.947%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          3.693     5.166    inputstorer/io_dip_IBUF[0]
    SLICE_X56Y43         LUT3 (Prop_lut3_I1_O)        0.124     5.290 r  inputstorer/s0__13_carry_i_3/O
                         net (fo=1, routed)           0.000     5.290    alu16/adder/S[1]
    SLICE_X56Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.933 r  alu16/adder/s0__13_carry/O[3]
                         net (fo=1, routed)           0.582     6.516    alu16/adder/s0__13_carry_n_4
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.307     6.823 r  alu16/adder/io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.892     7.715    inputstorer/M_adder_out[3]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.839 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.074    10.913    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.471 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.471    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.459ns  (logic 5.371ns (37.144%)  route 9.088ns (62.856%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          5.139     6.612    inputstorer/io_dip_IBUF[0]
    SLICE_X63Y39         LUT5 (Prop_lut5_I3_O)        0.124     6.736 r  inputstorer/io_led_OBUF[16]_inst_i_8/O
                         net (fo=1, routed)           0.659     7.395    inputstorer/io_led_OBUF[16]_inst_i_8_n_0
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.519 r  inputstorer/io_led_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.746     8.265    inputstorer/alu16/M_shifter_out[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.389 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.545    10.934    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    14.459 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.459    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.360ns  (logic 5.367ns (37.376%)  route 8.993ns (62.624%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=90, routed)          4.666     6.140    inputstorer/io_dip_IBUF[0]
    SLICE_X65Y42         LUT5 (Prop_lut5_I3_O)        0.124     6.264 r  inputstorer/io_led_OBUF[18]_inst_i_7/O
                         net (fo=1, routed)           0.875     7.139    inputstorer/io_led_OBUF[18]_inst_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  inputstorer/io_led_OBUF[18]_inst_i_4/O
                         net (fo=1, routed)           1.256     8.520    inputstorer/alu16/M_shifter_out[10]
    SLICE_X57Y48         LUT5 (Prop_lut5_I2_O)        0.124     8.644 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.195    10.838    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    14.360 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.360    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.504ns (54.824%)  route 1.240ns (45.176%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.746     0.976    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.021 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.493     1.515    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.744 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.744    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.515ns (54.105%)  route 1.286ns (45.895%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.779     1.015    inputstorer/io_dip_IBUF[4]
    SLICE_X64Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.060 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.506     1.566    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.801 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.801    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.498ns (52.620%)  route 1.349ns (47.380%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.767     0.997    inputstorer/io_dip_IBUF[5]
    SLICE_X64Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.624    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.847 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.847    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.874ns  (logic 1.505ns (52.351%)  route 1.370ns (47.649%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.857     1.087    inputstorer/io_dip_IBUF[5]
    SLICE_X59Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.132 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.645    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.874 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.874    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.483ns (51.439%)  route 1.400ns (48.561%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=20, routed)          0.919     1.155    inputstorer/io_dip_IBUF[4]
    SLICE_X58Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.200 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.481     1.681    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     2.882 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.882    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.094ns  (logic 1.497ns (48.389%)  route 1.597ns (51.611%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.986     1.216    inputstorer/io_dip_IBUF[5]
    SLICE_X57Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.261 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.611     1.872    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.094 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.094    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.102ns  (logic 1.526ns (49.201%)  route 1.576ns (50.799%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.693     0.923    alu16/adder/io_dip_IBUF[4]
    SLICE_X64Y49         LUT3 (Prop_lut3_I2_O)        0.045     0.968 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.883     1.851    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.102 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.102    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.507ns (48.338%)  route 1.611ns (51.662%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          1.050     1.280    inputstorer/io_dip_IBUF[5]
    SLICE_X57Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.325 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.886    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.118 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.118    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.585ns (48.533%)  route 1.681ns (51.467%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=21, routed)          0.693     0.923    alu16/adder/io_dip_IBUF[4]
    SLICE_X64Y49         LUT3 (Prop_lut3_I2_O)        0.043     0.966 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.988     1.954    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.312     3.267 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.894ns  (logic 25.435ns (45.506%)  route 30.459ns (54.494%))
  Logic Levels:           98  (CARRY4=78 LUT1=1 LUT3=14 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.513    40.349    alu16/adder/p_0_in[4]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.329    40.678 r  alu16/adder/io_led_OBUF[11]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.678    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.228 r  inputstorer/io_led_OBUF[11]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.228    inputstorer/io_led_OBUF[11]_inst_i_26_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  inputstorer/io_led_OBUF[11]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.342    inputstorer/io_led_OBUF[11]_inst_i_21_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  inputstorer/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.456    inputstorer/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.570    inputstorer/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.727 r  inputstorer/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.384    43.111    alu16/adder/p_0_in[3]
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.329    43.440 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    43.440    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.841 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.841    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.955 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.955    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.069 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.069    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.183 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.183    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.340 r  inputstorer/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.733    46.073    alu16/adder/p_0_in[2]
    SLICE_X61Y39         LUT3 (Prop_lut3_I0_O)        0.329    46.402 r  alu16/adder/io_led_OBUF[9]_inst_i_30/O
                         net (fo=1, routed)           0.000    46.402    inputstorer/io_led_OBUF[8]_inst_i_36[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.952 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.952    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.066 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.066    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.180 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.180    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.294 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.294    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  inputstorer/io_led_OBUF[9]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.716    49.167    alu16/adder/p_0_in[1]
    SLICE_X60Y39         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  alu16/adder/io_led_OBUF[8]_inst_i_34/O
                         net (fo=1, routed)           0.000    49.496    inputstorer/io_led_OBUF[8]_inst_i_24_0[3]
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.872 r  inputstorer/io_led_OBUF[8]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.872    inputstorer/io_led_OBUF[8]_inst_i_29_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.989 r  inputstorer/io_led_OBUF[8]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.989    inputstorer/io_led_OBUF[8]_inst_i_24_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  inputstorer/io_led_OBUF[8]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.106    inputstorer/io_led_OBUF[8]_inst_i_19_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.223    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.477 f  inputstorer/io_led_OBUF[8]_inst_i_15/CO[0]
                         net (fo=1, routed)           1.177    51.654    alu16/adder/p_0_in[0]
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.367    52.021 f  alu16/adder/io_led_OBUF[8]_inst_i_7/O
                         net (fo=3, routed)           0.819    52.840    alu16/adder/M_adder_out[0]
    SLICE_X55Y44         LUT4 (Prop_lut4_I1_O)        0.124    52.964 r  alu16/adder/io_led_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.657    53.621    alu16/adder/io_led_OBUF[8]_inst_i_10_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124    53.745 r  alu16/adder/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.724    54.469    inputstorer/io_led[8]
    SLICE_X57Y42         LUT6 (Prop_lut6_I2_O)        0.124    54.593 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.910    57.502    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    61.050 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    61.050    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.372ns  (logic 25.315ns (45.717%)  route 30.057ns (54.283%))
  Logic Levels:           97  (CARRY4=78 LUT1=1 LUT3=15 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.513    40.349    alu16/adder/p_0_in[4]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.329    40.678 r  alu16/adder/io_led_OBUF[11]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.678    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.228 r  inputstorer/io_led_OBUF[11]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.228    inputstorer/io_led_OBUF[11]_inst_i_26_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  inputstorer/io_led_OBUF[11]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.342    inputstorer/io_led_OBUF[11]_inst_i_21_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  inputstorer/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.456    inputstorer/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.570    inputstorer/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.727 r  inputstorer/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.384    43.111    alu16/adder/p_0_in[3]
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.329    43.440 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    43.440    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.841 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.841    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.955 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.955    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.069 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.069    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.183 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.183    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.340 r  inputstorer/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.733    46.073    alu16/adder/p_0_in[2]
    SLICE_X61Y39         LUT3 (Prop_lut3_I0_O)        0.329    46.402 r  alu16/adder/io_led_OBUF[9]_inst_i_30/O
                         net (fo=1, routed)           0.000    46.402    inputstorer/io_led_OBUF[8]_inst_i_36[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.952 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.952    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.066 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.066    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.180 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.180    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.294 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.294    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  inputstorer/io_led_OBUF[9]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.716    49.167    alu16/adder/p_0_in[1]
    SLICE_X60Y39         LUT3 (Prop_lut3_I0_O)        0.329    49.496 r  alu16/adder/io_led_OBUF[8]_inst_i_34/O
                         net (fo=1, routed)           0.000    49.496    inputstorer/io_led_OBUF[8]_inst_i_24_0[3]
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.872 r  inputstorer/io_led_OBUF[8]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.872    inputstorer/io_led_OBUF[8]_inst_i_29_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.989 r  inputstorer/io_led_OBUF[8]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.989    inputstorer/io_led_OBUF[8]_inst_i_24_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.106 r  inputstorer/io_led_OBUF[8]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    50.106    inputstorer/io_led_OBUF[8]_inst_i_19_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.223 r  inputstorer/io_led_OBUF[8]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    50.223    inputstorer/io_led_OBUF[8]_inst_i_17_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    50.477 f  inputstorer/io_led_OBUF[8]_inst_i_15/CO[0]
                         net (fo=1, routed)           1.177    51.654    alu16/adder/p_0_in[0]
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.367    52.021 f  alu16/adder/io_led_OBUF[8]_inst_i_7/O
                         net (fo=3, routed)           0.480    52.501    alu16/adder/M_adder_out[0]
    SLICE_X57Y45         LUT6 (Prop_lut6_I2_O)        0.124    52.625 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.203    53.828    alu16/adder/M_adder_z
    SLICE_X64Y49         LUT3 (Prop_lut3_I0_O)        0.124    53.952 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.025    56.977    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    60.528 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    60.528    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.330ns  (logic 23.841ns (47.370%)  route 26.489ns (52.630%))
  Logic Levels:           90  (CARRY4=73 LUT1=1 LUT3=13 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.513    40.349    alu16/adder/p_0_in[4]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.329    40.678 r  alu16/adder/io_led_OBUF[11]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.678    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.228 r  inputstorer/io_led_OBUF[11]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.228    inputstorer/io_led_OBUF[11]_inst_i_26_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  inputstorer/io_led_OBUF[11]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.342    inputstorer/io_led_OBUF[11]_inst_i_21_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  inputstorer/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.456    inputstorer/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.570    inputstorer/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.727 r  inputstorer/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.384    43.111    alu16/adder/p_0_in[3]
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.329    43.440 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    43.440    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.841 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.841    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.955 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.955    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.069 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.069    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.183 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.183    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.340 r  inputstorer/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.733    46.073    alu16/adder/p_0_in[2]
    SLICE_X61Y39         LUT3 (Prop_lut3_I0_O)        0.329    46.402 r  alu16/adder/io_led_OBUF[9]_inst_i_30/O
                         net (fo=1, routed)           0.000    46.402    inputstorer/io_led_OBUF[8]_inst_i_36[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.952 r  inputstorer/io_led_OBUF[9]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.952    inputstorer/io_led_OBUF[9]_inst_i_23_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.066 r  inputstorer/io_led_OBUF[9]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.066    inputstorer/io_led_OBUF[9]_inst_i_18_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.180 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.180    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.294 r  inputstorer/io_led_OBUF[9]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.294    inputstorer/io_led_OBUF[9]_inst_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.451 r  inputstorer/io_led_OBUF[9]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.835    48.286    alu16/adder/p_0_in[1]
    SLICE_X57Y43         LUT5 (Prop_lut5_I2_O)        0.329    48.615 r  alu16/adder/io_led_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.320    48.935    inputstorer/M_adder_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    49.059 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.877    51.936    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    55.485 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    55.485    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.371ns  (logic 22.464ns (46.441%)  route 25.907ns (53.559%))
  Logic Levels:           84  (CARRY4=68 LUT1=1 LUT3=12 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.513    40.349    alu16/adder/p_0_in[4]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.329    40.678 r  alu16/adder/io_led_OBUF[11]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.678    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.228 r  inputstorer/io_led_OBUF[11]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.228    inputstorer/io_led_OBUF[11]_inst_i_26_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  inputstorer/io_led_OBUF[11]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.342    inputstorer/io_led_OBUF[11]_inst_i_21_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  inputstorer/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.456    inputstorer/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.570    inputstorer/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.727 r  inputstorer/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.384    43.111    alu16/adder/p_0_in[3]
    SLICE_X63Y41         LUT3 (Prop_lut3_I0_O)        0.329    43.440 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    43.440    inputstorer/io_led_OBUF[9]_inst_i_29[2]
    SLICE_X63Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    43.841 r  inputstorer/io_led_OBUF[10]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.841    inputstorer/io_led_OBUF[10]_inst_i_25_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.955 r  inputstorer/io_led_OBUF[10]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.955    inputstorer/io_led_OBUF[10]_inst_i_20_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.069 r  inputstorer/io_led_OBUF[10]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    44.069    inputstorer/io_led_OBUF[10]_inst_i_15_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.183 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    44.183    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.340 r  inputstorer/io_led_OBUF[10]_inst_i_6/CO[1]
                         net (fo=21, routed)          1.388    45.728    alu16/adder/p_0_in[2]
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.329    46.057 r  alu16/adder/io_led_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.584    46.641    inputstorer/M_adder_out[2]
    SLICE_X55Y42         LUT6 (Prop_lut6_I0_O)        0.124    46.765 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.211    49.976    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    53.526 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    53.526    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.940ns  (logic 21.244ns (46.242%)  route 24.697ns (53.758%))
  Logic Levels:           78  (CARRY4=63 LUT1=1 LUT3=11 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.513    40.349    alu16/adder/p_0_in[4]
    SLICE_X62Y42         LUT3 (Prop_lut3_I0_O)        0.329    40.678 r  alu16/adder/io_led_OBUF[11]_inst_i_33/O
                         net (fo=1, routed)           0.000    40.678    inputstorer/io_led_OBUF[10]_inst_i_31[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.228 r  inputstorer/io_led_OBUF[11]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.228    inputstorer/io_led_OBUF[11]_inst_i_26_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.342 r  inputstorer/io_led_OBUF[11]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    41.342    inputstorer/io_led_OBUF[11]_inst_i_21_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.456 r  inputstorer/io_led_OBUF[11]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    41.456    inputstorer/io_led_OBUF[11]_inst_i_16_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.570 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    41.570    inputstorer/io_led_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.727 r  inputstorer/io_led_OBUF[11]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.391    43.118    alu16/adder/p_0_in[3]
    SLICE_X55Y43         LUT5 (Prop_lut5_I2_O)        0.329    43.447 r  alu16/adder/io_led_OBUF[11]_inst_i_2/O
                         net (fo=3, routed)           0.892    44.339    inputstorer/M_adder_out[3]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.124    44.463 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.074    47.537    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    51.096 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    51.096    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.145ns  (logic 19.851ns (46.010%)  route 23.294ns (53.990%))
  Logic Levels:           72  (CARRY4=58 LUT1=1 LUT3=10 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          0.948    37.456    alu16/adder/p_0_in[5]
    SLICE_X61Y44         LUT3 (Prop_lut3_I0_O)        0.332    37.788 r  alu16/adder/io_led_OBUF[12]_inst_i_33/O
                         net (fo=1, routed)           0.000    37.788    inputstorer/io_led_OBUF[11]_inst_i_32[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.338 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.338    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.452 r  inputstorer/io_led_OBUF[12]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.452    inputstorer/io_led_OBUF[12]_inst_i_21_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.566 r  inputstorer/io_led_OBUF[12]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.566    inputstorer/io_led_OBUF[12]_inst_i_16_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.680 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.680    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.837 r  inputstorer/io_led_OBUF[12]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.487    40.324    alu16/adder/p_0_in[4]
    SLICE_X57Y44         LUT5 (Prop_lut5_I2_O)        0.329    40.653 r  alu16/adder/io_led_OBUF[12]_inst_i_2/O
                         net (fo=2, routed)           0.810    41.464    inputstorer/M_adder_out[4]
    SLICE_X56Y42         LUT6 (Prop_lut6_I0_O)        0.124    41.588 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.169    44.757    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    48.301 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    48.301    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.368ns  (logic 18.482ns (45.784%)  route 21.886ns (54.216%))
  Logic Levels:           66  (CARRY4=53 LUT1=1 LUT3=9 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.400    35.295    alu16/adder/p_0_in[6]
    SLICE_X60Y44         LUT3 (Prop_lut3_I0_O)        0.329    35.624 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    35.624    inputstorer/io_led_OBUF[12]_inst_i_32[2]
    SLICE_X60Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.000 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.000    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.117 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.117    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.234 r  inputstorer/io_led_OBUF[13]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.234    inputstorer/io_led_OBUF[13]_inst_i_21_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.351 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    36.351    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.508 r  inputstorer/io_led_OBUF[13]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.406    37.914    alu16/adder/p_0_in[5]
    SLICE_X57Y44         LUT5 (Prop_lut5_I2_O)        0.332    38.246 r  alu16/adder/io_led_OBUF[13]_inst_i_2/O
                         net (fo=2, routed)           0.586    38.832    inputstorer/M_adder_out[5]
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124    38.956 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.014    41.970    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    45.524 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    45.524    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.816ns  (logic 17.216ns (44.352%)  route 21.600ns (55.648%))
  Logic Levels:           60  (CARRY4=48 LUT1=1 LUT3=8 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.384    32.666    alu16/adder/p_0_in[7]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.995 r  alu16/adder/io_led_OBUF[14]_inst_i_29/O
                         net (fo=1, routed)           0.000    32.995    inputstorer/io_led_OBUF[13]_inst_i_37[2]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.396 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    33.396    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.510 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    33.510    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.624 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.624    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.738 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    33.738    inputstorer/io_led_OBUF[14]_inst_i_9_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.895 r  inputstorer/io_led_OBUF[14]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.378    35.274    alu16/adder/p_0_in[6]
    SLICE_X57Y45         LUT5 (Prop_lut5_I2_O)        0.329    35.603 r  alu16/adder/io_led_OBUF[14]_inst_i_2/O
                         net (fo=2, routed)           1.049    36.651    inputstorer/M_adder_out[6]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    36.775 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.693    40.469    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    43.971 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    43.971    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.863ns  (logic 15.985ns (47.203%)  route 17.879ns (52.797%))
  Logic Levels:           54  (CARRY4=43 LUT1=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.447    29.995    inputstorer/p_0_in[8]
    SLICE_X58Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    30.783 r  inputstorer/io_led_OBUF[15]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.783    inputstorer/io_led_OBUF[15]_inst_i_27_n_0
    SLICE_X58Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.897 r  inputstorer/io_led_OBUF[15]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.897    inputstorer/io_led_OBUF[15]_inst_i_22_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.011 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.011    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.125 r  inputstorer/io_led_OBUF[15]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    31.125    inputstorer/io_led_OBUF[15]_inst_i_9_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.282 r  inputstorer/io_led_OBUF[15]_inst_i_5/CO[1]
                         net (fo=20, routed)          0.930    32.213    alu16/adder/p_0_in[7]
    SLICE_X57Y44         LUT5 (Prop_lut5_I2_O)        0.329    32.542 r  alu16/adder/io_led_OBUF[15]_inst_i_2/O
                         net (fo=2, routed)           0.813    33.355    inputstorer/M_adder_out[7]
    SLICE_X58Y42         LUT5 (Prop_lut5_I0_O)        0.124    33.479 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.040    35.518    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    39.019 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    39.019    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.557ns  (logic 14.725ns (46.660%)  route 16.833ns (53.340%))
  Logic Levels:           49  (CARRY4=38 LUT1=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.571     5.155    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.456     5.611 f  inputstorer/M_storeB_q_reg[6]/Q
                         net (fo=19, routed)          2.555     8.167    inputstorer/Q[6]
    SLICE_X61Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.291 r  inputstorer/io_led_OBUF[23]_inst_i_37/O
                         net (fo=1, routed)           0.000     8.291    inputstorer/io_led_OBUF[23]_inst_i_37_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.689 r  inputstorer/io_led_OBUF[23]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.689    inputstorer/io_led_OBUF[23]_inst_i_22_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.803 r  inputstorer/io_led_OBUF[23]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.803    inputstorer/io_led_OBUF[23]_inst_i_13_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  inputstorer/io_led_OBUF[23]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.917    inputstorer/io_led_OBUF[23]_inst_i_10_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.188 r  inputstorer/io_led_OBUF[23]_inst_i_5/CO[0]
                         net (fo=20, routed)          1.416    10.603    alu16/adder/p_0_in[15]
    SLICE_X63Y48         LUT3 (Prop_lut3_I0_O)        0.373    10.976 r  alu16/adder/io_led_OBUF[22]_inst_i_33/O
                         net (fo=1, routed)           0.000    10.976    inputstorer/io_led_OBUF[21]_inst_i_30[2]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.377 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.377    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.491 r  inputstorer/io_led_OBUF[22]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    11.492    inputstorer/io_led_OBUF[22]_inst_i_23_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.606 r  inputstorer/io_led_OBUF[22]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.606    inputstorer/io_led_OBUF[22]_inst_i_18_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.720 r  inputstorer/io_led_OBUF[22]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    11.720    inputstorer/io_led_OBUF[22]_inst_i_12_n_0
    SLICE_X63Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.877 r  inputstorer/io_led_OBUF[22]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.242    13.119    alu16/adder/p_0_in[14]
    SLICE_X62Y48         LUT3 (Prop_lut3_I0_O)        0.329    13.448 r  alu16/adder/io_led_OBUF[21]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.448    inputstorer/io_led_OBUF[20]_inst_i_30[0]
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.998 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.998    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.112 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    14.113    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.227 r  inputstorer/io_led_OBUF[21]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.227    inputstorer/io_led_OBUF[21]_inst_i_14_n_0
    SLICE_X62Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.341 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.341    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.498 r  inputstorer/io_led_OBUF[21]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.475    15.972    alu16/adder/p_0_in[13]
    SLICE_X58Y48         LUT3 (Prop_lut3_I0_O)        0.329    16.301 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    16.301    inputstorer/io_led_OBUF[19]_inst_i_30[0]
    SLICE_X58Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.851 r  inputstorer/io_led_OBUF[20]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.851    inputstorer/io_led_OBUF[20]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.965 r  inputstorer/io_led_OBUF[20]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    16.966    inputstorer/io_led_OBUF[20]_inst_i_19_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.080 r  inputstorer/io_led_OBUF[20]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    17.080    inputstorer/io_led_OBUF[20]_inst_i_14_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.194 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.194    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.351 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.215    18.566    alu16/adder/p_0_in[12]
    SLICE_X59Y48         LUT3 (Prop_lut3_I0_O)        0.329    18.895 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    18.895    inputstorer/io_led_OBUF[18]_inst_i_29[0]
    SLICE_X59Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.445 r  inputstorer/io_led_OBUF[19]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.445    inputstorer/io_led_OBUF[19]_inst_i_24_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.559 r  inputstorer/io_led_OBUF[19]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    19.560    inputstorer/io_led_OBUF[19]_inst_i_19_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.674 r  inputstorer/io_led_OBUF[19]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.674    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.788 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.788    inputstorer/io_led_OBUF[19]_inst_i_10_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.945 r  inputstorer/io_led_OBUF[19]_inst_i_6/CO[1]
                         net (fo=20, routed)          1.649    21.594    alu16/adder/p_0_in[11]
    SLICE_X53Y47         LUT3 (Prop_lut3_I0_O)        0.329    21.923 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    21.923    inputstorer/io_led_OBUF[17]_inst_i_32[1]
    SLICE_X53Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    22.321 r  inputstorer/io_led_OBUF[18]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.321    inputstorer/io_led_OBUF[18]_inst_i_23_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.435 r  inputstorer/io_led_OBUF[18]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    22.435    inputstorer/io_led_OBUF[18]_inst_i_18_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.549 r  inputstorer/io_led_OBUF[18]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.001    22.550    inputstorer/io_led_OBUF[18]_inst_i_13_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.664 r  inputstorer/io_led_OBUF[18]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.664    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.821 r  inputstorer/io_led_OBUF[18]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.526    24.347    alu16/adder/p_0_in[10]
    SLICE_X55Y46         LUT3 (Prop_lut3_I0_O)        0.329    24.676 r  alu16/adder/io_led_OBUF[17]_inst_i_29/O
                         net (fo=1, routed)           0.000    24.676    inputstorer/io_led_OBUF[16]_inst_i_30[1]
    SLICE_X55Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.226 r  inputstorer/io_led_OBUF[17]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.226    inputstorer/io_led_OBUF[17]_inst_i_21_n_0
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.340 r  inputstorer/io_led_OBUF[17]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.340    inputstorer/io_led_OBUF[17]_inst_i_15_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.454 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    25.454    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.611 r  inputstorer/io_led_OBUF[17]_inst_i_5/CO[1]
                         net (fo=20, routed)          1.567    27.179    alu16/adder/p_0_in[9]
    SLICE_X54Y44         LUT3 (Prop_lut3_I0_O)        0.329    27.508 r  alu16/adder/io_led_OBUF[16]_inst_i_34/O
                         net (fo=1, routed)           0.000    27.508    inputstorer/io_led_OBUF[15]_inst_i_33[0]
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.041 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.041    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.158 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.158    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.275 r  inputstorer/io_led_OBUF[16]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    28.275    inputstorer/io_led_OBUF[16]_inst_i_15_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.392 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.392    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.549 r  inputstorer/io_led_OBUF[16]_inst_i_5/CO[1]
                         net (fo=20, routed)          0.986    29.535    alu16/adder/p_0_in[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I2_O)        0.332    29.867 r  alu16/adder/io_led_OBUF[16]_inst_i_2/O
                         net (fo=2, routed)           0.653    30.519    inputstorer/M_adder_out[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.124    30.643 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.545    33.188    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    36.713 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    36.713    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.460ns (63.375%)  route 0.844ns (36.625%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=17, routed)          0.205     1.884    inputstorer/M_storeA_q_reg[14]_0[13]
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.146     2.075    inputstorer/alu16/M_boolean_out[13]
    SLICE_X62Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.120 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.614    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.843 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.843    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.453ns (59.579%)  route 0.986ns (40.421%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=14, routed)          0.165     1.816    inputstorer/M_storeA_q_reg[14]_0[10]
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.861 r  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.210     2.072    inputstorer/alu16/M_boolean_out[10]
    SLICE_X57Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.117 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.611     2.728    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.950 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.950    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.463ns (59.653%)  route 0.990ns (40.347%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=29, routed)          0.377     2.057    inputstorer/M_inputstorer_outA[15]
    SLICE_X57Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.102 r  inputstorer/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.154    inputstorer/alu16/M_boolean_out[15]
    SLICE_X57Y48         LUT5 (Prop_lut5_I1_O)        0.045     2.199 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.759    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.992 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.992    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.433ns (54.842%)  route 1.180ns (45.158%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeB_q_reg[7]/Q
                         net (fo=19, routed)          0.640     2.291    inputstorer/Q[7]
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.336 r  inputstorer/io_led_OBUF[15]_inst_i_3/O
                         net (fo=1, routed)           0.059     2.395    inputstorer/alu16/M_boolean_out[7]
    SLICE_X58Y42         LUT5 (Prop_lut5_I1_O)        0.045     2.440 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.920    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.122 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.122    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.499ns (57.152%)  route 1.124ns (42.848%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=17, routed)          0.336     2.016    inputstorer/M_storeA_q_reg[14]_0[13]
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.061 r  inputstorer/io_led_OBUF[19]_inst_i_7/O
                         net (fo=2, routed)           0.065     2.126    inputstorer/io_led_OBUF[19]_inst_i_7_n_0
    SLICE_X64Y42         LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  inputstorer/io_led_OBUF[19]_inst_i_4/O
                         net (fo=1, routed)           0.141     2.312    inputstorer/io_led_OBUF[19]_inst_i_4_n_0
    SLICE_X64Y43         LUT6 (Prop_lut6_I2_O)        0.045     2.357 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.939    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.162 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.162    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.661ns  (logic 1.458ns (54.782%)  route 1.203ns (45.218%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeB_q_reg[9]/Q
                         net (fo=19, routed)          0.344     1.996    inputstorer/Q[9]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.041 r  inputstorer/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.093    inputstorer/alu16/M_boolean_out[9]
    SLICE_X57Y43         LUT5 (Prop_lut5_I1_O)        0.045     2.138 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.807     2.945    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.171 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.171    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.461ns (54.854%)  route 1.202ns (45.146%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeB_q_reg[14]/Q
                         net (fo=19, routed)          0.555     2.207    inputstorer/Q[14]
    SLICE_X59Y42         LUT6 (Prop_lut6_I5_O)        0.045     2.252 r  inputstorer/io_led_OBUF[22]_inst_i_3/O
                         net (fo=1, routed)           0.135     2.387    inputstorer/alu16/M_boolean_out[14]
    SLICE_X59Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.432 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.944    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.174 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.174    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.481ns (55.431%)  route 1.191ns (44.569%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X55Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeA_q_reg[1]/Q
                         net (fo=14, routed)          0.212     1.862    inputstorer/M_storeA_q_reg[14]_0[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  inputstorer/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.089     1.996    inputstorer/alu16/M_boolean_out[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.045     2.041 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.931    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.181 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.181    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.432ns (52.387%)  route 1.302ns (47.613%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=29, routed)          0.291     1.971    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.016 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.011     3.027    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     4.273 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.273    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.457ns (52.259%)  route 1.331ns (47.741%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeB_q_reg[8]/Q
                         net (fo=19, routed)          0.322     1.974    inputstorer/Q[8]
    SLICE_X57Y43         LUT6 (Prop_lut6_I5_O)        0.045     2.019 r  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.251     2.270    inputstorer/alu16/M_boolean_out[8]
    SLICE_X57Y46         LUT5 (Prop_lut5_I1_O)        0.045     2.315 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.758     3.072    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.298 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.298    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.501ns (24.713%)  route 4.572ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.572     6.073    inputstorer/io_button_IBUF[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.501ns (24.713%)  route 4.572ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.572     6.073    inputstorer/io_button_IBUF[0]
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.501ns (24.713%)  route 4.572ns (75.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.572     6.073    inputstorer/io_button_IBUF[0]
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X54Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.794ns  (logic 1.501ns (25.901%)  route 4.293ns (74.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.293     5.794    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 1.501ns (25.949%)  route 4.283ns (74.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.283     5.783    inputstorer/io_button_IBUF[0]
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.534ns (26.836%)  route 4.183ns (73.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.183     5.717    inputstorer/io_dip_IBUF[13]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 1.501ns (27.207%)  route 4.015ns (72.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.015     5.516    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 1.501ns (27.887%)  route 3.881ns (72.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.881     5.381    inputstorer/io_button_IBUF[0]
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.381ns  (logic 1.501ns (27.887%)  route 3.881ns (72.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.881     5.381    inputstorer/io_button_IBUF[0]
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X53Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/adder/s0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.319ns  (logic 1.536ns (28.878%)  route 3.783ns (71.122%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.783     5.319    alu16/adder/io_dip_IBUF[11]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.221ns (27.897%)  route 0.570ns (72.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.570     0.791    inputstorer/io_dip_IBUF[20]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.232ns (28.969%)  route 0.568ns (71.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.568     0.800    inputstorer/io_dip_IBUF[21]
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.257ns (31.855%)  route 0.549ns (68.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.549     0.806    inputstorer/io_dip_IBUF[17]
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.232ns (28.151%)  route 0.591ns (71.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.591     0.823    inputstorer/io_dip_IBUF[21]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.240ns (28.630%)  route 0.598ns (71.370%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.598     0.838    inputstorer/io_dip_IBUF[19]
    SLICE_X56Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X56Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.221ns (24.661%)  route 0.674ns (75.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.674     0.895    inputstorer/io_dip_IBUF[20]
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.243ns (26.733%)  route 0.666ns (73.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.666     0.909    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            alu16/adder/s0/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.232ns (23.308%)  route 0.762ns (76.692%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.762     0.994    alu16/adder/io_dip_IBUF[20]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.254ns (25.550%)  route 0.740ns (74.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.740     0.994    inputstorer/io_dip_IBUF[14]
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.240ns (24.100%)  route 0.756ns (75.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.756     0.995    inputstorer/io_dip_IBUF[19]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C





