DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "U_0"
duLibraryName "tb_lib"
duName "tx_test_block"
elements [
]
mwi 0
uid 221,0
)
(Instance
name "U_2"
duLibraryName "tb_lib"
duName "tx_tester_capture_seq"
elements [
]
mwi 0
uid 486,0
)
(Instance
name "U_1"
duLibraryName "tb_lib"
duName "tx_test_sequencer"
elements [
]
mwi 0
uid 516,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct"
)
(vvPair
variable "d_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct"
)
(vvPair
variable "date"
value " 7.10.2019"
)
(vvPair
variable "day"
value "ma"
)
(vvPair
variable "day_long"
value "maanantai"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "tx_tester_struct"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "kayra"
)
(vvPair
variable "graphical_source_date"
value "10/07/19"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_time"
value "11:27:13"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WS-11696-PC"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "tb_lib"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/tb_lib/work"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "tx_tester_struct"
)
(vvPair
variable "month"
value "loka"
)
(vvPair
variable "month_long"
value "lokakuu"
)
(vvPair
variable "p"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct\\struct.bd"
)
(vvPair
variable "p_logical"
value "P:\\kesa18\\git-repot\\new_digiharks_2k18\\iotre\\hdl_d\\tb_lib\\hds\\tx_tester_struct\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "new_digiharks_2k18"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Apps\\MODELTECH_10.2C\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:27:13"
)
(vvPair
variable "unit"
value "tx_tester_struct"
)
(vvPair
variable "user"
value "kayra"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 164,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 270
xt "59500,15625,61000,16375"
)
(Line
uid 12,0
sl 0
ro 270
xt "59000,16000,59500,16000"
pts [
"59000,16000"
"59500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "62000,15500,64200,16500"
st "bit_in"
blo "62000,16300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "bit_in"
t "std_logic"
o 4
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,33500,5200"
st "bit_in   : std_logic
"
)
)
*3 (PortIoOut
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "59500,26625,61000,27375"
)
(Line
uid 26,0
sl 0
ro 270
xt "59000,27000,59500,27000"
pts [
"59000,27000"
"59500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "62000,26500,63400,27500"
st "clk"
blo "62000,27300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 35,0
decl (Decl
n "clk"
t "std_logic"
o 5
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,33500,6000"
st "clk      : std_logic
"
)
)
*5 (PortIoIn
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 270
xt "6000,15625,7500,16375"
)
(Line
uid 40,0
sl 0
ro 270
xt "7500,16000,8000,16000"
pts [
"7500,16000"
"8000,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "2700,15500,5000,16500"
st "ready"
ju 2
blo "5000,16300"
tm "WireNameMgr"
)
)
)
*6 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "59500,25625,61000,26375"
)
(Line
uid 54,0
sl 0
ro 270
xt "59000,26000,59500,26000"
pts [
"59000,26000"
"59500,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
font "arial,8,0"
)
xt "62000,25500,64100,26500"
st "rst_n"
blo "62000,26300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 63,0
decl (Decl
n "rst_n"
t "std_logic"
o 7
suid 4,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,33500,6800"
st "rst_n    : std_logic
"
)
)
*8 (PortIoOut
uid 65,0
shape (CompositeShape
uid 66,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67,0
sl 0
ro 270
xt "59500,19625,61000,20375"
)
(Line
uid 68,0
sl 0
ro 270
xt "59000,20000,59500,20000"
pts [
"59000,20000"
"59500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 69,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 70,0
va (VaSet
font "arial,8,0"
)
xt "62000,19500,65200,20500"
st "transmit"
blo "62000,20300"
tm "WireNameMgr"
)
)
)
*9 (PortIoIn
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 270
xt "0,35625,1500,36375"
)
(Line
uid 82,0
sl 0
ro 270
xt "1500,36000,2000,36000"
pts [
"1500,36000"
"2000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "-3200,35500,-1000,36500"
st "s_clk"
ju 2
blo "-1000,36300"
tm "WireNameMgr"
)
)
)
*10 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "0,36625,1500,37375"
)
(Line
uid 96,0
sl 0
ro 270
xt "1500,37000,2000,37000"
pts [
"1500,37000"
"2000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
font "arial,8,0"
)
xt "-3400,36500,-1000,37500"
st "s_sda"
ju 2
blo "-1000,37300"
tm "WireNameMgr"
)
)
)
*11 (Grouping
uid 121,0
optionalChildren [
*12 (CommentText
uid 123,0
shape (Rectangle
uid 124,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,48000,48000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 125,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,48000,40700,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 126,0
shape (Rectangle
uid 127,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,44000,52000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 128,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,44000,51200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 129,0
shape (Rectangle
uid 130,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,46000,48000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 131,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,46000,42800,47000"
st "
Serial Transmit Module Tester
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 132,0
shape (Rectangle
uid 133,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,46000,31000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 134,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,46000,29300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 135,0
shape (Rectangle
uid 136,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "48000,45000,68000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 137,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "48200,45200,56600,46200"
st "
Structural of tx tester.
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 138,0
shape (Rectangle
uid 139,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "52000,44000,68000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 140,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "52200,44000,59900,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*18 (CommentText
uid 141,0
shape (Rectangle
uid 142,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,44000,48000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 143,0
va (VaSet
fg "32768,0,0"
)
xt "33700,44500,41300,45500"
st "
Tampere University
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*19 (CommentText
uid 144,0
shape (Rectangle
uid 145,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,47000,31000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 146,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,47000,29300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*20 (CommentText
uid 147,0
shape (Rectangle
uid 148,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "27000,48000,31000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 149,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "27200,48000,29900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*21 (CommentText
uid 150,0
shape (Rectangle
uid 151,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "31000,47000,48000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 152,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "31200,47000,41700,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 122,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "27000,44000,68000,49000"
)
oxt "14000,66000,55000,71000"
)
*22 (SaComponent
uid 221,0
optionalChildren [
*23 (CptPort
uid 235,0
ps "OnEdgeStrategy"
shape (Triangle
uid 236,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,34625,35750,35375"
)
tg (CPTG
uid 237,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 238,0
va (VaSet
font "arial,8,0"
)
xt "32600,34500,34000,35500"
st "clk"
ju 2
blo "34000,35300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*24 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35000,35625,35750,36375"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 246,0
va (VaSet
font "arial,8,0"
)
xt "31900,35500,34000,36500"
st "rst_n"
ju 2
blo "34000,36300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 2
)
)
)
*25 (CptPort
uid 354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,32625,27000,33375"
)
tg (CPTG
uid 356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 357,0
va (VaSet
font "arial,8,0"
)
xt "28000,32500,30000,33500"
st "done"
blo "28000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "done"
t "std_logic"
o 3
)
)
)
*26 (CptPort
uid 571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 572,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26250,33625,27000,34375"
)
tg (CPTG
uid 573,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 574,0
va (VaSet
font "arial,8,0"
)
xt "28000,33500,30800,34500"
st "correct"
blo "28000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "correct"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 222,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "27000,30000,35000,41000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 223,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 224,0
va (VaSet
font "arial,8,1"
)
xt "29150,37000,31650,38000"
st "tb_lib"
blo "29150,37800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 225,0
va (VaSet
font "arial,8,1"
)
xt "29150,38000,34850,39000"
st "tx_test_block"
blo "29150,38800"
tm "CptNameMgr"
)
*29 (Text
uid 226,0
va (VaSet
font "arial,8,1"
)
xt "29150,39000,30950,40000"
st "U_0"
blo "29150,39800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 227,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 228,0
text (MLText
uid 229,0
va (VaSet
font "Courier New,8,0"
)
xt "7000,31000,7000,31000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 230,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "27250,39250,28750,40750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*30 (Net
uid 368,0
decl (Decl
n "done"
t "std_logic"
o 9
suid 10,0
)
declText (MLText
uid 369,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,37000,10200"
st "SIGNAL done     : std_logic
"
)
)
*31 (SaComponent
uid 486,0
optionalChildren [
*32 (CptPort
uid 462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 463,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,32625,9000,33375"
)
tg (CPTG
uid 464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 465,0
va (VaSet
font "arial,8,0"
)
xt "10000,32500,11400,33500"
st "clk"
blo "10000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 17,0
)
)
)
*33 (CptPort
uid 470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,32625,21750,33375"
)
tg (CPTG
uid 472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 473,0
va (VaSet
font "arial,8,0"
)
xt "18000,32500,20000,33500"
st "done"
ju 2
blo "20000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "done"
t "std_logic"
o 6
suid 19,0
)
)
)
*34 (CptPort
uid 474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 475,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,33625,9000,34375"
)
tg (CPTG
uid 476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 477,0
va (VaSet
font "arial,8,0"
)
xt "10000,33500,12100,34500"
st "rst_n"
blo "10000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
o 2
suid 20,0
)
)
)
*35 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,35625,9000,36375"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 481,0
va (VaSet
font "arial,8,0"
)
xt "10000,35500,11600,36500"
st "sck"
blo "10000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "sck"
t "std_logic"
o 3
suid 21,0
)
)
)
*36 (CptPort
uid 482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 483,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,36625,9000,37375"
)
tg (CPTG
uid 484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 485,0
va (VaSet
font "arial,8,0"
)
xt "10000,36500,11600,37500"
st "sda"
blo "10000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "sda"
t "std_logic"
o 4
suid 22,0
)
)
)
*37 (CptPort
uid 567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 568,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21000,33625,21750,34375"
)
tg (CPTG
uid 569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 570,0
va (VaSet
font "arial,8,0"
)
xt "17200,33500,20000,34500"
st "correct"
ju 2
blo "20000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "correct"
t "std_logic"
o 5
suid 24,0
)
)
)
]
shape (Rectangle
uid 487,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,30000,21000,42000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 488,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*38 (Text
uid 489,0
va (VaSet
font "arial,8,1"
)
xt "11350,38000,13850,39000"
st "tb_lib"
blo "11350,38800"
tm "BdLibraryNameMgr"
)
*39 (Text
uid 490,0
va (VaSet
font "arial,8,1"
)
xt "11350,39000,20650,40000"
st "tx_tester_capture_seq"
blo "11350,39800"
tm "CptNameMgr"
)
*40 (Text
uid 491,0
va (VaSet
font "arial,8,1"
)
xt "11350,40000,13150,41000"
st "U_2"
blo "11350,40800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 492,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 493,0
text (MLText
uid 494,0
va (VaSet
font "Courier New,8,0"
)
xt "-8000,29000,-8000,29000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 495,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,40250,10750,41750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*41 (SaComponent
uid 516,0
optionalChildren [
*42 (CptPort
uid 496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,15625,44750,16375"
)
tg (CPTG
uid 498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 499,0
va (VaSet
font "arial,8,0"
)
xt "40800,15500,43000,16500"
st "bit_in"
ju 2
blo "43000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "bit_in"
t "std_logic"
o 4
suid 11,0
)
)
)
*43 (CptPort
uid 500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,17625,30000,18375"
)
tg (CPTG
uid 502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 503,0
va (VaSet
font "arial,8,0"
)
xt "31000,17500,32400,18500"
st "clk"
blo "31000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*44 (CptPort
uid 504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,15625,30000,16375"
)
tg (CPTG
uid 506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 507,0
va (VaSet
font "arial,8,0"
)
xt "31000,15500,32500,16500"
st "rdy"
blo "31000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "rdy"
t "std_logic"
o 2
suid 13,0
)
)
)
*45 (CptPort
uid 508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29250,18625,30000,19375"
)
tg (CPTG
uid 510,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 511,0
va (VaSet
font "arial,8,0"
)
xt "31000,18500,33100,19500"
st "rst_n"
blo "31000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rst_n"
t "std_logic"
o 3
suid 14,0
)
)
)
*46 (CptPort
uid 512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "44000,19625,44750,20375"
)
tg (CPTG
uid 514,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 515,0
va (VaSet
font "arial,8,0"
)
xt "41500,19500,43000,20500"
st "run"
ju 2
blo "43000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "run"
t "std_logic"
o 5
suid 15,0
)
)
)
]
shape (Rectangle
uid 517,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "30000,15000,44000,25000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 518,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*47 (Text
uid 519,0
va (VaSet
font "arial,8,1"
)
xt "33250,19000,35750,20000"
st "tb_lib"
blo "33250,19800"
tm "BdLibraryNameMgr"
)
*48 (Text
uid 520,0
va (VaSet
font "arial,8,1"
)
xt "33250,20000,40750,21000"
st "tx_test_sequencer"
blo "33250,20800"
tm "CptNameMgr"
)
*49 (Text
uid 521,0
va (VaSet
font "arial,8,1"
)
xt "33250,21000,35050,22000"
st "U_1"
blo "33250,21800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 522,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 523,0
text (MLText
uid 524,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,16000,13000,16000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 525,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "30250,23250,31750,24750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*50 (Net
uid 575,0
decl (Decl
n "correct"
t "std_logic"
o 6
suid 14,0
)
declText (MLText
uid 576,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,37000,9400"
st "SIGNAL correct  : std_logic
"
)
)
*51 (Net
uid 670,0
decl (Decl
n "transmit"
t "std_logic"
o 8
suid 16,0
)
declText (MLText
uid 671,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,33500,7600"
st "transmit : std_logic
"
)
)
*52 (Net
uid 743,0
decl (Decl
n "s_clk"
t "std_logic"
o 2
suid 17,0
)
declText (MLText
uid 744,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,33500,3600"
st "s_clk    : std_logic
"
)
)
*53 (Net
uid 745,0
decl (Decl
n "s_sda"
t "std_logic"
o 3
suid 18,0
)
declText (MLText
uid 746,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,33500,4400"
st "s_sda    : std_logic
"
)
)
*54 (Net
uid 747,0
decl (Decl
n "ready"
t "std_logic"
o 1
suid 19,0
)
declText (MLText
uid 748,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,33500,2800"
st "ready    : std_logic
"
)
)
*55 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
)
xt "44750,16000,59000,16000"
pts [
"59000,16000"
"44750,16000"
]
)
start &1
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "58000,15000,60200,16000"
st "bit_in"
blo "58000,15800"
tm "WireNameMgr"
)
)
on &2
)
*56 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
)
xt "8000,16000,29250,16000"
pts [
"8000,16000"
"29250,16000"
]
)
start &5
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "10000,15000,12300,16000"
st "ready"
blo "10000,15800"
tm "WireNameMgr"
)
)
on &54
)
*57 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
)
xt "2000,36000,8250,36000"
pts [
"2000,36000"
"8250,36000"
]
)
start &9
end &35
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,35000,6200,36000"
st "s_clk"
blo "4000,35800"
tm "WireNameMgr"
)
)
on &52
)
*58 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "2000,37000,8250,37000"
pts [
"2000,37000"
"8250,37000"
]
)
start &10
end &36
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "4000,36000,6400,37000"
st "s_sda"
blo "4000,36800"
tm "WireNameMgr"
)
)
on &53
)
*59 (Wire
uid 316,0
optionalChildren [
*60 (BdJunction
uid 410,0
ps "OnConnectorStrategy"
shape (Circle
uid 411,0
va (VaSet
vasetType 1
)
xt "39600,26600,40400,27400"
radius 400
)
)
*61 (BdJunction
uid 424,0
ps "OnConnectorStrategy"
shape (Circle
uid 425,0
va (VaSet
vasetType 1
)
xt "24600,26600,25400,27400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 317,0
va (VaSet
vasetType 3
)
xt "25000,18000,40000,35000"
pts [
"35750,35000"
"40000,35000"
"40000,27000"
"25000,27000"
"25000,18000"
"29250,18000"
]
)
start &23
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 322,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 323,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37750,34000,39150,35000"
st "clk"
blo "37750,34800"
tm "WireNameMgr"
)
)
on &4
)
*62 (Wire
uid 334,0
optionalChildren [
*63 (BdJunction
uid 402,0
ps "OnConnectorStrategy"
shape (Circle
uid 403,0
va (VaSet
vasetType 1
)
xt "40600,25600,41400,26400"
radius 400
)
)
*64 (BdJunction
uid 440,0
ps "OnConnectorStrategy"
shape (Circle
uid 441,0
va (VaSet
vasetType 1
)
xt "25600,25600,26400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 335,0
va (VaSet
vasetType 3
)
xt "26000,19000,41000,36000"
pts [
"35750,36000"
"41000,36000"
"41000,26000"
"26000,26000"
"26000,19000"
"29250,19000"
]
)
start &24
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 341,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "37750,35000,39850,36000"
st "rst_n"
blo "37750,35800"
tm "WireNameMgr"
)
)
on &7
)
*65 (Wire
uid 370,0
shape (OrthoPolyLine
uid 371,0
va (VaSet
vasetType 3
)
xt "21750,33000,26250,33000"
pts [
"26250,33000"
"24000,33000"
"21750,33000"
]
)
start &25
end &33
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 375,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23250,32000,25250,33000"
st "done"
blo "23250,32800"
tm "WireNameMgr"
)
)
on &30
)
*66 (Wire
uid 376,0
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
)
xt "4000,27000,25000,33000"
pts [
"25000,27000"
"4000,27000"
"4000,33000"
"8250,33000"
]
)
start &61
end &32
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 383,0
va (VaSet
font "arial,8,0"
)
xt "6000,32000,7400,33000"
st "clk"
blo "6000,32800"
tm "WireNameMgr"
)
)
on &4
)
*67 (Wire
uid 398,0
shape (OrthoPolyLine
uid 399,0
va (VaSet
vasetType 3
)
xt "41000,26000,59000,26000"
pts [
"41000,26000"
"59000,26000"
]
)
start &63
end &6
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 401,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "31000,25000,33100,26000"
st "rst_n"
blo "31000,25800"
tm "WireNameMgr"
)
)
on &7
)
*68 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "40000,27000,59000,27000"
pts [
"40000,27000"
"59000,27000"
]
)
start &60
end &3
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 408,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 409,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,26000,58400,27000"
st "clk"
blo "57000,26800"
tm "WireNameMgr"
)
)
on &4
)
*69 (Wire
uid 434,0
shape (OrthoPolyLine
uid 435,0
va (VaSet
vasetType 3
)
xt "3000,26000,26000,34000"
pts [
"26000,26000"
"3000,26000"
"3000,34000"
"8250,34000"
]
)
start &64
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
va (VaSet
font "arial,8,0"
)
xt "5000,33000,7100,34000"
st "rst_n"
blo "5000,33800"
tm "WireNameMgr"
)
)
on &7
)
*70 (Wire
uid 577,0
shape (OrthoPolyLine
uid 578,0
va (VaSet
vasetType 3
)
xt "21750,34000,26250,34000"
pts [
"26250,34000"
"24000,34000"
"21750,34000"
]
)
start &26
end &37
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "23000,33000,25800,34000"
st "correct"
blo "23000,33800"
tm "WireNameMgr"
)
)
on &50
)
*71 (Wire
uid 618,0
shape (OrthoPolyLine
uid 619,0
va (VaSet
vasetType 3
)
xt "44750,20000,59000,20000"
pts [
"44750,20000"
"59000,20000"
]
)
start &46
end &8
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 621,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "46750,19000,49950,20000"
st "transmit"
blo "46750,19800"
tm "WireNameMgr"
)
)
on &51
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *72 (PackageList
uid 153,0
stg "VerticalLayoutStrategy"
textVec [
*73 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*74 (MLText
uid 155,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10800,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 156,0
stg "VerticalLayoutStrategy"
textVec [
*75 (Text
uid 157,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*76 (Text
uid 158,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*77 (MLText
uid 159,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*78 (Text
uid 160,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*79 (MLText
uid 161,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*80 (Text
uid 162,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*81 (MLText
uid 163,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,2561,1416"
viewArea "-3600,-1100,98531,51708"
cachedDiagramExtent "-3400,0,68000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 754,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1800,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*100 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*102 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,7600,27100,8600"
st "Diagram Signals:"
blo "20000,8400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 19,0
usingSuid 1
emptyRow *103 (LEmptyRow
)
uid 166,0
optionalChildren [
*104 (RefLabelRowHdr
)
*105 (TitleRowHdr
)
*106 (FilterRowHdr
)
*107 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*108 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*109 (GroupColHdr
tm "GroupColHdrMgr"
)
*110 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*111 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*112 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*113 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*114 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*115 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*116 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "bit_in"
t "std_logic"
o 4
suid 1,0
)
)
uid 113,0
)
*117 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "clk"
t "std_logic"
o 5
suid 2,0
)
)
uid 115,0
)
*118 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rst_n"
t "std_logic"
o 7
suid 4,0
)
)
uid 117,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "done"
t "std_logic"
o 9
suid 10,0
)
)
uid 394,0
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "correct"
t "std_logic"
o 6
suid 14,0
)
)
uid 587,0
)
*121 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "transmit"
t "std_logic"
o 8
suid 16,0
)
)
uid 672,0
)
*122 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_clk"
t "std_logic"
o 2
suid 17,0
)
)
uid 749,0
)
*123 (LeafLogPort
port (LogicalPort
decl (Decl
n "s_sda"
t "std_logic"
o 3
suid 18,0
)
)
uid 751,0
)
*124 (LeafLogPort
port (LogicalPort
decl (Decl
n "ready"
t "std_logic"
o 1
suid 19,0
)
)
uid 753,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 179,0
optionalChildren [
*125 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *126 (MRCItem
litem &103
pos 9
dimension 20
)
uid 181,0
optionalChildren [
*127 (MRCItem
litem &104
pos 0
dimension 20
uid 182,0
)
*128 (MRCItem
litem &105
pos 1
dimension 23
uid 183,0
)
*129 (MRCItem
litem &106
pos 2
hidden 1
dimension 20
uid 184,0
)
*130 (MRCItem
litem &116
pos 0
dimension 20
uid 114,0
)
*131 (MRCItem
litem &117
pos 1
dimension 20
uid 116,0
)
*132 (MRCItem
litem &118
pos 2
dimension 20
uid 118,0
)
*133 (MRCItem
litem &119
pos 5
dimension 20
uid 395,0
)
*134 (MRCItem
litem &120
pos 3
dimension 20
uid 588,0
)
*135 (MRCItem
litem &121
pos 4
dimension 20
uid 673,0
)
*136 (MRCItem
litem &122
pos 6
dimension 20
uid 750,0
)
*137 (MRCItem
litem &123
pos 7
dimension 20
uid 752,0
)
*138 (MRCItem
litem &124
pos 8
dimension 20
uid 754,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 185,0
optionalChildren [
*139 (MRCItem
litem &107
pos 0
dimension 20
uid 186,0
)
*140 (MRCItem
litem &109
pos 1
dimension 50
uid 187,0
)
*141 (MRCItem
litem &110
pos 2
dimension 100
uid 188,0
)
*142 (MRCItem
litem &111
pos 3
dimension 50
uid 189,0
)
*143 (MRCItem
litem &112
pos 4
dimension 100
uid 190,0
)
*144 (MRCItem
litem &113
pos 5
dimension 100
uid 191,0
)
*145 (MRCItem
litem &114
pos 6
dimension 50
uid 192,0
)
*146 (MRCItem
litem &115
pos 7
dimension 80
uid 193,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 180,0
vaOverrides [
]
)
]
)
uid 165,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *147 (LEmptyRow
)
uid 195,0
optionalChildren [
*148 (RefLabelRowHdr
)
*149 (TitleRowHdr
)
*150 (FilterRowHdr
)
*151 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*152 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*153 (GroupColHdr
tm "GroupColHdrMgr"
)
*154 (NameColHdr
tm "GenericNameColHdrMgr"
)
*155 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*156 (InitColHdr
tm "GenericValueColHdrMgr"
)
*157 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*158 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 207,0
optionalChildren [
*159 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *160 (MRCItem
litem &147
pos 0
dimension 20
)
uid 209,0
optionalChildren [
*161 (MRCItem
litem &148
pos 0
dimension 20
uid 210,0
)
*162 (MRCItem
litem &149
pos 1
dimension 23
uid 211,0
)
*163 (MRCItem
litem &150
pos 2
hidden 1
dimension 20
uid 212,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 213,0
optionalChildren [
*164 (MRCItem
litem &151
pos 0
dimension 20
uid 214,0
)
*165 (MRCItem
litem &153
pos 1
dimension 50
uid 215,0
)
*166 (MRCItem
litem &154
pos 2
dimension 100
uid 216,0
)
*167 (MRCItem
litem &155
pos 3
dimension 100
uid 217,0
)
*168 (MRCItem
litem &156
pos 4
dimension 50
uid 218,0
)
*169 (MRCItem
litem &157
pos 5
dimension 50
uid 219,0
)
*170 (MRCItem
litem &158
pos 6
dimension 80
uid 220,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 208,0
vaOverrides [
]
)
]
)
uid 194,0
type 1
)
activeModelName "BlockDiag"
)
