// Seed: 1024243691
module module_0 (
    input wand id_0,
    output logic id_1,
    input wor id_2,
    input supply0 id_3
);
  wire id_5;
  initial begin
    id_1#(.id_5(1)) = #1 1;
  end
endmodule
module module_1 (
    input logic id_0,
    input tri   id_1
);
  assign id_3 = id_0;
  module_0(
      id_1, id_3, id_1, id_1
  );
  assign id_3 = id_3++ ==? 1'b0 ? 1 : id_0 == 1;
  always @(posedge 1 or posedge 1) begin
    id_3 <= #1 id_0;
  end
  wire id_4;
endmodule
