

================================================================
== Vitis HLS Report for 'compute_engine_16'
================================================================
* Date:           Tue May 14 15:45:46 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        conv_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xazu2eg-sfvc784-1LV-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.230 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b15_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b15"   --->   Operation 6 'read' 'b15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%w15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w15"   --->   Operation 7 'read' 'w15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b14"   --->   Operation 8 'read' 'b14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w14_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w14"   --->   Operation 9 'read' 'w14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b13_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b13"   --->   Operation 10 'read' 'b13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w13_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w13"   --->   Operation 11 'read' 'w13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b12"   --->   Operation 12 'read' 'b12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w12_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w12"   --->   Operation 13 'read' 'w12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b11"   --->   Operation 14 'read' 'b11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w11"   --->   Operation 15 'read' 'w11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b10_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b10"   --->   Operation 16 'read' 'b10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w10_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w10"   --->   Operation 17 'read' 'w10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b9"   --->   Operation 18 'read' 'b9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w9"   --->   Operation 19 'read' 'w9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b8"   --->   Operation 20 'read' 'b8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w8_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w8"   --->   Operation 21 'read' 'w8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b7"   --->   Operation 22 'read' 'b7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%w7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w7"   --->   Operation 23 'read' 'w7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b6"   --->   Operation 24 'read' 'b6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%w6_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w6"   --->   Operation 25 'read' 'w6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b5"   --->   Operation 26 'read' 'b5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%w5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w5"   --->   Operation 27 'read' 'w5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b4"   --->   Operation 28 'read' 'b4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w4"   --->   Operation 29 'read' 'w4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%b3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b3"   --->   Operation 30 'read' 'b3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%w3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w3"   --->   Operation 31 'read' 'w3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%b2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b2"   --->   Operation 32 'read' 'b2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w2"   --->   Operation 33 'read' 'w2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b1"   --->   Operation 34 'read' 'b1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%w1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w1"   --->   Operation 35 'read' 'w1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %b0"   --->   Operation 36 'read' 'b0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 37 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i8 %w1_read"   --->   Operation 38 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %b1_read"   --->   Operation 39 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %sext_ln1118_1, i24 %sext_ln1116_1"   --->   Operation 40 'mul' 'r_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %w2_read"   --->   Operation 41 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %b2_read"   --->   Operation 42 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_2 = mul i24 %sext_ln1118_2, i24 %sext_ln1116_2"   --->   Operation 43 'mul' 'r_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i8 %w4_read"   --->   Operation 44 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %b4_read"   --->   Operation 45 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_4, i24 %sext_ln1116_4"   --->   Operation 46 'mul' 'r_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i8 %w6_read"   --->   Operation 47 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %b6_read"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_6 = mul i24 %sext_ln1118_6, i24 %sext_ln1116_6"   --->   Operation 49 'mul' 'r_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i8 %w8_read"   --->   Operation 50 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %b8_read"   --->   Operation 51 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, i24 %sext_ln1116_8"   --->   Operation 52 'mul' 'r_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i8 %w10_read"   --->   Operation 53 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %b10_read"   --->   Operation 54 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 %sext_ln1118_10, i24 %sext_ln1116_10"   --->   Operation 55 'mul' 'r_V_10' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i8 %w12_read"   --->   Operation 56 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i16 %b12_read"   --->   Operation 57 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_12, i24 %sext_ln1116_12"   --->   Operation 58 'mul' 'r_V_12' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i8 %w14_read"   --->   Operation 59 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %b14_read"   --->   Operation 60 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [4/4] (0.69ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %sext_ln1118_14, i24 %sext_ln1116_14"   --->   Operation 61 'mul' 'r_V_14' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.08>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %w0_read"   --->   Operation 62 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %b0_read"   --->   Operation 63 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%r_V = mul i24 %sext_ln1118, i24 %sext_ln1116"   --->   Operation 64 'mul' 'r_V' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %sext_ln1118_1, i24 %sext_ln1116_1"   --->   Operation 65 'mul' 'r_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_2 = mul i24 %sext_ln1118_2, i24 %sext_ln1116_2"   --->   Operation 66 'mul' 'r_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i8 %w3_read"   --->   Operation 67 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %b3_read"   --->   Operation 68 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%r_V_3 = mul i24 %sext_ln1118_3, i24 %sext_ln1116_3"   --->   Operation 69 'mul' 'r_V_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_4, i24 %sext_ln1116_4"   --->   Operation 70 'mul' 'r_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i8 %w5_read"   --->   Operation 71 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i16 %b5_read"   --->   Operation 72 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%r_V_5 = mul i24 %sext_ln1118_5, i24 %sext_ln1116_5"   --->   Operation 73 'mul' 'r_V_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_6 = mul i24 %sext_ln1118_6, i24 %sext_ln1116_6"   --->   Operation 74 'mul' 'r_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i8 %w7_read"   --->   Operation 75 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %b7_read"   --->   Operation 76 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%r_V_7 = mul i24 %sext_ln1118_7, i24 %sext_ln1116_7"   --->   Operation 77 'mul' 'r_V_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, i24 %sext_ln1116_8"   --->   Operation 78 'mul' 'r_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i8 %w9_read"   --->   Operation 79 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %b9_read"   --->   Operation 80 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%r_V_9 = mul i24 %sext_ln1118_9, i24 %sext_ln1116_9"   --->   Operation 81 'mul' 'r_V_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 %sext_ln1118_10, i24 %sext_ln1116_10"   --->   Operation 82 'mul' 'r_V_10' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i8 %w11_read"   --->   Operation 83 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %b11_read"   --->   Operation 84 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%r_V_11 = mul i24 %sext_ln1118_11, i24 %sext_ln1116_11"   --->   Operation 85 'mul' 'r_V_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_12, i24 %sext_ln1116_12"   --->   Operation 86 'mul' 'r_V_12' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i8 %w13_read"   --->   Operation 87 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %b13_read"   --->   Operation 88 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%r_V_13 = mul i24 %sext_ln1118_13, i24 %sext_ln1116_13"   --->   Operation 89 'mul' 'r_V_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [3/4] (0.69ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %sext_ln1118_14, i24 %sext_ln1116_14"   --->   Operation 90 'mul' 'r_V_14' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i8 %w15_read"   --->   Operation 91 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i16 %b15_read"   --->   Operation 92 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [3/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%r_V_15 = mul i24 %sext_ln1118_15, i24 %sext_ln1116_15"   --->   Operation 93 'mul' 'r_V_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 94 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_1)   --->   "%r_V = mul i24 %sext_ln1118, i24 %sext_ln1116"   --->   Operation 94 'mul' 'r_V' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %sext_ln1118_1, i24 %sext_ln1116_1"   --->   Operation 95 'mul' 'r_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 96 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_2 = mul i24 %sext_ln1118_2, i24 %sext_ln1116_2"   --->   Operation 96 'mul' 'r_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_2)   --->   "%r_V_3 = mul i24 %sext_ln1118_3, i24 %sext_ln1116_3"   --->   Operation 97 'mul' 'r_V_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_4, i24 %sext_ln1116_4"   --->   Operation 98 'mul' 'r_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 99 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_4)   --->   "%r_V_5 = mul i24 %sext_ln1118_5, i24 %sext_ln1116_5"   --->   Operation 99 'mul' 'r_V_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_6 = mul i24 %sext_ln1118_6, i24 %sext_ln1116_6"   --->   Operation 100 'mul' 'r_V_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 101 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_5)   --->   "%r_V_7 = mul i24 %sext_ln1118_7, i24 %sext_ln1116_7"   --->   Operation 101 'mul' 'r_V_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, i24 %sext_ln1116_8"   --->   Operation 102 'mul' 'r_V_8' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_8)   --->   "%r_V_9 = mul i24 %sext_ln1118_9, i24 %sext_ln1116_9"   --->   Operation 103 'mul' 'r_V_9' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 %sext_ln1118_10, i24 %sext_ln1116_10"   --->   Operation 104 'mul' 'r_V_10' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 105 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_9)   --->   "%r_V_11 = mul i24 %sext_ln1118_11, i24 %sext_ln1116_11"   --->   Operation 105 'mul' 'r_V_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 106 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_12, i24 %sext_ln1116_12"   --->   Operation 106 'mul' 'r_V_12' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_11)   --->   "%r_V_13 = mul i24 %sext_ln1118_13, i24 %sext_ln1116_13"   --->   Operation 107 'mul' 'r_V_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [2/4] (0.69ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %sext_ln1118_14, i24 %sext_ln1116_14"   --->   Operation 108 'mul' 'r_V_14' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 109 [2/3] (1.08ns) (grouped into DSP with root node add_ln1192_12)   --->   "%r_V_15 = mul i24 %sext_ln1118_15, i24 %sext_ln1116_15"   --->   Operation 109 'mul' 'r_V_15' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.83>
ST_4 : Operation 110 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%r_V = mul i24 %sext_ln1118, i24 %sext_ln1116"   --->   Operation 110 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_1 = mul i24 %sext_ln1118_1, i24 %sext_ln1116_1"   --->   Operation 111 'mul' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i24 %sext_ln1118_2, i24 %sext_ln1116_2"   --->   Operation 112 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%r_V_3 = mul i24 %sext_ln1118_3, i24 %sext_ln1116_3"   --->   Operation 113 'mul' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i24 %sext_ln1118_4, i24 %sext_ln1116_4"   --->   Operation 114 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%r_V_5 = mul i24 %sext_ln1118_5, i24 %sext_ln1116_5"   --->   Operation 115 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 116 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i24 %sext_ln1118_6, i24 %sext_ln1116_6"   --->   Operation 116 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%r_V_7 = mul i24 %sext_ln1118_7, i24 %sext_ln1116_7"   --->   Operation 117 'mul' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i24 %sext_ln1118_8, i24 %sext_ln1116_8"   --->   Operation 118 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%r_V_9 = mul i24 %sext_ln1118_9, i24 %sext_ln1116_9"   --->   Operation 119 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_10 = mul i24 %sext_ln1118_10, i24 %sext_ln1116_10"   --->   Operation 120 'mul' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%r_V_11 = mul i24 %sext_ln1118_11, i24 %sext_ln1116_11"   --->   Operation 121 'mul' 'r_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_12 = mul i24 %sext_ln1118_12, i24 %sext_ln1116_12"   --->   Operation 122 'mul' 'r_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%r_V_13 = mul i24 %sext_ln1118_13, i24 %sext_ln1116_13"   --->   Operation 123 'mul' 'r_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_14 = mul i24 %sext_ln1118_14, i24 %sext_ln1116_14"   --->   Operation 124 'mul' 'r_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%r_V_15 = mul i24 %sext_ln1118_15, i24 %sext_ln1116_15"   --->   Operation 125 'mul' 'r_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_1)   --->   "%r_V_1_cast = sext i24 %r_V"   --->   Operation 126 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i24 %r_V_1"   --->   Operation 127 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i24 %r_V_2"   --->   Operation 128 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_2)   --->   "%r_V_7_cast = sext i24 %r_V_3"   --->   Operation 129 'sext' 'r_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_9_cast = sext i24 %r_V_4"   --->   Operation 130 'sext' 'r_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_4)   --->   "%r_V_11_cast = sext i24 %r_V_5"   --->   Operation 131 'sext' 'r_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%r_V_13_cast = sext i24 %r_V_6"   --->   Operation 132 'sext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_5)   --->   "%r_V_15_cast = sext i24 %r_V_7"   --->   Operation 133 'sext' 'r_V_15_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_17_cast = sext i24 %r_V_8"   --->   Operation 134 'sext' 'r_V_17_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_8)   --->   "%r_V_19_cast = sext i24 %r_V_9"   --->   Operation 135 'sext' 'r_V_19_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%r_V_21_cast = sext i24 %r_V_10"   --->   Operation 136 'sext' 'r_V_21_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_9)   --->   "%r_V_23_cast = sext i24 %r_V_11"   --->   Operation 137 'sext' 'r_V_23_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%r_V_25_cast = sext i24 %r_V_12"   --->   Operation 138 'sext' 'r_V_25_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_11)   --->   "%r_V_27_cast = sext i24 %r_V_13"   --->   Operation 139 'sext' 'r_V_27_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%r_V_29_cast = sext i24 %r_V_14"   --->   Operation 140 'sext' 'r_V_29_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node add_ln1192_12)   --->   "%sext_ln1192 = sext i24 %r_V_15"   --->   Operation 141 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i25 %r_V_3_cast, i25 %r_V_1_cast"   --->   Operation 142 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 143 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i25 %r_V_5_cast, i25 %r_V_7_cast"   --->   Operation 143 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i25 %r_V_9_cast, i25 %r_V_11_cast"   --->   Operation 144 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i25 %r_V_13_cast, i25 %r_V_15_cast"   --->   Operation 145 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 146 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i25 %r_V_17_cast, i25 %r_V_19_cast"   --->   Operation 146 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i25 %r_V_21_cast, i25 %r_V_23_cast"   --->   Operation 147 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i25 %r_V_25_cast, i25 %r_V_27_cast"   --->   Operation 148 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 149 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i25 %r_V_29_cast, i25 %sext_ln1192"   --->   Operation 149 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.22>
ST_5 : Operation 150 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i25 %r_V_3_cast, i25 %r_V_1_cast"   --->   Operation 150 'add' 'add_ln1192_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i25 %add_ln1192_1"   --->   Operation 151 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i25 %r_V_5_cast, i25 %r_V_7_cast"   --->   Operation 152 'add' 'add_ln1192_2' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i25 %add_ln1192_2"   --->   Operation 153 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.12ns)   --->   "%add_ln1192_3 = add i26 %sext_ln1192_2, i26 %sext_ln1192_1"   --->   Operation 154 'add' 'add_ln1192_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i26 %add_ln1192_3"   --->   Operation 155 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i25 %r_V_9_cast, i25 %r_V_11_cast"   --->   Operation 156 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i25 %add_ln1192_4"   --->   Operation 157 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_5 = add i25 %r_V_13_cast, i25 %r_V_15_cast"   --->   Operation 158 'add' 'add_ln1192_5' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i25 %add_ln1192_5"   --->   Operation 159 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.12ns)   --->   "%add_ln1192_6 = add i26 %sext_ln1192_5, i26 %sext_ln1192_4"   --->   Operation 160 'add' 'add_ln1192_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i26 %add_ln1192_6"   --->   Operation 161 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (1.13ns)   --->   "%add_ln1192_7 = add i27 %sext_ln1192_6, i27 %sext_ln1192_3"   --->   Operation 162 'add' 'add_ln1192_7' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i27 %add_ln1192_7"   --->   Operation 163 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_8 = add i25 %r_V_17_cast, i25 %r_V_19_cast"   --->   Operation 164 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i25 %add_ln1192_8"   --->   Operation 165 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_9 = add i25 %r_V_21_cast, i25 %r_V_23_cast"   --->   Operation 166 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i25 %add_ln1192_9"   --->   Operation 167 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (1.12ns)   --->   "%add_ln1192_10 = add i26 %sext_ln1192_9, i26 %sext_ln1192_8"   --->   Operation 168 'add' 'add_ln1192_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i26 %add_ln1192_10"   --->   Operation 169 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_11 = add i25 %r_V_25_cast, i25 %r_V_27_cast"   --->   Operation 170 'add' 'add_ln1192_11' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i25 %add_ln1192_11"   --->   Operation 171 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln1192_12 = add i25 %r_V_29_cast, i25 %sext_ln1192"   --->   Operation 172 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i25 %add_ln1192_12"   --->   Operation 173 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (1.12ns)   --->   "%add_ln1192_13 = add i26 %sext_ln1192_12, i26 %sext_ln1192_11"   --->   Operation 174 'add' 'add_ln1192_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i26 %add_ln1192_13"   --->   Operation 175 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.13ns)   --->   "%add_ln1192_14 = add i27 %sext_ln1192_13, i27 %sext_ln1192_10"   --->   Operation 176 'add' 'add_ln1192_14' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i27 %add_ln1192_14"   --->   Operation 177 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.14ns)   --->   "%add_ln1192 = add i28 %sext_ln1192_14, i28 %sext_ln1192_7"   --->   Operation 178 'add' 'add_ln1192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%p_Val2_s = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %add_ln1192, i3 0"   --->   Operation 179 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln71 = ret i31 %p_Val2_s" [CONV-IP/conv_standard_1x1.cc:71]   --->   Operation 180 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b15_read       (read          ) [ 011000]
w15_read       (read          ) [ 011000]
b14_read       (read          ) [ 000000]
w14_read       (read          ) [ 000000]
b13_read       (read          ) [ 011000]
w13_read       (read          ) [ 011000]
b12_read       (read          ) [ 000000]
w12_read       (read          ) [ 000000]
b11_read       (read          ) [ 011000]
w11_read       (read          ) [ 011000]
b10_read       (read          ) [ 000000]
w10_read       (read          ) [ 000000]
b9_read        (read          ) [ 011000]
w9_read        (read          ) [ 011000]
b8_read        (read          ) [ 000000]
w8_read        (read          ) [ 000000]
b7_read        (read          ) [ 011000]
w7_read        (read          ) [ 011000]
b6_read        (read          ) [ 000000]
w6_read        (read          ) [ 000000]
b5_read        (read          ) [ 011000]
w5_read        (read          ) [ 011000]
b4_read        (read          ) [ 000000]
w4_read        (read          ) [ 000000]
b3_read        (read          ) [ 011000]
w3_read        (read          ) [ 011000]
b2_read        (read          ) [ 000000]
w2_read        (read          ) [ 000000]
b1_read        (read          ) [ 000000]
w1_read        (read          ) [ 000000]
b0_read        (read          ) [ 011000]
w0_read        (read          ) [ 011000]
sext_ln1116_1  (sext          ) [ 011110]
sext_ln1118_1  (sext          ) [ 011110]
sext_ln1116_2  (sext          ) [ 011110]
sext_ln1118_2  (sext          ) [ 011110]
sext_ln1116_4  (sext          ) [ 011110]
sext_ln1118_4  (sext          ) [ 011110]
sext_ln1116_6  (sext          ) [ 011110]
sext_ln1118_6  (sext          ) [ 011110]
sext_ln1116_8  (sext          ) [ 011110]
sext_ln1118_8  (sext          ) [ 011110]
sext_ln1116_10 (sext          ) [ 011110]
sext_ln1118_10 (sext          ) [ 011110]
sext_ln1116_12 (sext          ) [ 011110]
sext_ln1118_12 (sext          ) [ 011110]
sext_ln1116_14 (sext          ) [ 011110]
sext_ln1118_14 (sext          ) [ 011110]
sext_ln1116    (sext          ) [ 010110]
sext_ln1118    (sext          ) [ 010110]
sext_ln1116_3  (sext          ) [ 010110]
sext_ln1118_3  (sext          ) [ 010110]
sext_ln1116_5  (sext          ) [ 010110]
sext_ln1118_5  (sext          ) [ 010110]
sext_ln1116_7  (sext          ) [ 010110]
sext_ln1118_7  (sext          ) [ 010110]
sext_ln1116_9  (sext          ) [ 010110]
sext_ln1118_9  (sext          ) [ 010110]
sext_ln1116_11 (sext          ) [ 010110]
sext_ln1118_11 (sext          ) [ 010110]
sext_ln1116_13 (sext          ) [ 010110]
sext_ln1118_13 (sext          ) [ 010110]
sext_ln1116_15 (sext          ) [ 010110]
sext_ln1118_15 (sext          ) [ 010110]
r_V            (mul           ) [ 000000]
r_V_1          (mul           ) [ 000000]
r_V_2          (mul           ) [ 000000]
r_V_3          (mul           ) [ 000000]
r_V_4          (mul           ) [ 000000]
r_V_5          (mul           ) [ 000000]
r_V_6          (mul           ) [ 000000]
r_V_7          (mul           ) [ 000000]
r_V_8          (mul           ) [ 000000]
r_V_9          (mul           ) [ 000000]
r_V_10         (mul           ) [ 000000]
r_V_11         (mul           ) [ 000000]
r_V_12         (mul           ) [ 000000]
r_V_13         (mul           ) [ 000000]
r_V_14         (mul           ) [ 000000]
r_V_15         (mul           ) [ 000000]
r_V_1_cast     (sext          ) [ 010001]
r_V_3_cast     (sext          ) [ 010001]
r_V_5_cast     (sext          ) [ 010001]
r_V_7_cast     (sext          ) [ 010001]
r_V_9_cast     (sext          ) [ 010001]
r_V_11_cast    (sext          ) [ 010001]
r_V_13_cast    (sext          ) [ 010001]
r_V_15_cast    (sext          ) [ 010001]
r_V_17_cast    (sext          ) [ 010001]
r_V_19_cast    (sext          ) [ 010001]
r_V_21_cast    (sext          ) [ 010001]
r_V_23_cast    (sext          ) [ 010001]
r_V_25_cast    (sext          ) [ 010001]
r_V_27_cast    (sext          ) [ 010001]
r_V_29_cast    (sext          ) [ 010001]
sext_ln1192    (sext          ) [ 010001]
add_ln1192_1   (add           ) [ 000000]
sext_ln1192_1  (sext          ) [ 000000]
add_ln1192_2   (add           ) [ 000000]
sext_ln1192_2  (sext          ) [ 000000]
add_ln1192_3   (add           ) [ 000000]
sext_ln1192_3  (sext          ) [ 000000]
add_ln1192_4   (add           ) [ 000000]
sext_ln1192_4  (sext          ) [ 000000]
add_ln1192_5   (add           ) [ 000000]
sext_ln1192_5  (sext          ) [ 000000]
add_ln1192_6   (add           ) [ 000000]
sext_ln1192_6  (sext          ) [ 000000]
add_ln1192_7   (add           ) [ 000000]
sext_ln1192_7  (sext          ) [ 000000]
add_ln1192_8   (add           ) [ 000000]
sext_ln1192_8  (sext          ) [ 000000]
add_ln1192_9   (add           ) [ 000000]
sext_ln1192_9  (sext          ) [ 000000]
add_ln1192_10  (add           ) [ 000000]
sext_ln1192_10 (sext          ) [ 000000]
add_ln1192_11  (add           ) [ 000000]
sext_ln1192_11 (sext          ) [ 000000]
add_ln1192_12  (add           ) [ 000000]
sext_ln1192_12 (sext          ) [ 000000]
add_ln1192_13  (add           ) [ 000000]
sext_ln1192_13 (sext          ) [ 000000]
add_ln1192_14  (add           ) [ 000000]
sext_ln1192_14 (sext          ) [ 000000]
add_ln1192     (add           ) [ 000000]
p_Val2_s       (bitconcatenate) [ 000000]
ret_ln71       (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="w5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="b5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="w6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="b6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="b7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="w8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="b8">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w9">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="b9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b9"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="w10">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="b10">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="b11">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="w12">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="b12">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="w13">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="b13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="b14">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="w15">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="b15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i28.i3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="b15_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b15_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="w15_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w15_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="b14_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b14_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="w14_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w14_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="b13_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b13_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="w13_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w13_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="b12_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b12_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w12_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w12_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b11_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b11_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w11_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w11_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="b10_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b10_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="w10_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w10_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="b9_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b9_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="w9_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w9_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="b8_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b8_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="w8_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w8_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b7_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b7_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="w7_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w7_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="b6_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b6_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="w6_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w6_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="b5_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b5_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="w5_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w5_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="b4_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b4_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="w4_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w4_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="b3_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b3_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="w3_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w3_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="b2_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b2_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="w2_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w2_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="b1_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b1_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="w1_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w1_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="b0_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b0_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="w0_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln1116_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln1118_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln1116_2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln1118_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln1116_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_4/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln1118_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln1116_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln1118_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln1116_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_8/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln1118_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln1116_10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln1118_10_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln1116_12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln1118_12_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln1116_14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_14/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln1118_14_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln1116_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="1"/>
<pin id="330" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln1118_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln1116_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sext_ln1118_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="1"/>
<pin id="339" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln1116_5_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="1"/>
<pin id="342" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln1118_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln1116_7_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="sext_ln1118_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sext_ln1116_9_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln1118_9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="1"/>
<pin id="357" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1116_11_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln1118_11_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln1116_13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="1"/>
<pin id="366" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_13/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1118_13_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln1116_15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_15/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln1118_15_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="r_V_3_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="0"/>
<pin id="378" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3_cast/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="r_V_5_cast_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="0"/>
<pin id="381" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5_cast/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_V_9_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9_cast/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="r_V_13_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="24" slack="0"/>
<pin id="387" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13_cast/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="r_V_17_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="24" slack="0"/>
<pin id="390" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17_cast/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="r_V_21_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21_cast/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_V_25_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_25_cast/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="r_V_29_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="0"/>
<pin id="399" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_29_cast/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln1192_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="25" slack="0"/>
<pin id="402" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln1192_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="25" slack="0"/>
<pin id="405" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln1192_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="25" slack="0"/>
<pin id="408" dir="0" index="1" bw="25" slack="0"/>
<pin id="409" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1192_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="26" slack="0"/>
<pin id="414" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1192_4_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="25" slack="0"/>
<pin id="418" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln1192_5_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="25" slack="0"/>
<pin id="421" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln1192_6_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="25" slack="0"/>
<pin id="424" dir="0" index="1" bw="25" slack="0"/>
<pin id="425" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln1192_6_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="26" slack="0"/>
<pin id="430" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln1192_7_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="26" slack="0"/>
<pin id="434" dir="0" index="1" bw="26" slack="0"/>
<pin id="435" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sext_ln1192_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="27" slack="0"/>
<pin id="440" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln1192_8_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="25" slack="0"/>
<pin id="444" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln1192_9_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="25" slack="0"/>
<pin id="447" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln1192_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="25" slack="0"/>
<pin id="450" dir="0" index="1" bw="25" slack="0"/>
<pin id="451" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_10/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1192_10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="26" slack="0"/>
<pin id="456" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/5 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sext_ln1192_11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="25" slack="0"/>
<pin id="460" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1192_12_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="25" slack="0"/>
<pin id="463" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln1192_13_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="25" slack="0"/>
<pin id="466" dir="0" index="1" bw="25" slack="0"/>
<pin id="467" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln1192_13_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="26" slack="0"/>
<pin id="472" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="add_ln1192_14_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="26" slack="0"/>
<pin id="476" dir="0" index="1" bw="26" slack="0"/>
<pin id="477" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_14/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln1192_14_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="27" slack="0"/>
<pin id="482" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln1192_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="27" slack="0"/>
<pin id="486" dir="0" index="1" bw="27" slack="0"/>
<pin id="487" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Val2_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="31" slack="0"/>
<pin id="492" dir="0" index="1" bw="28" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="498" class="1007" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="505" class="1007" name="grp_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="16" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="512" class="1007" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/1 "/>
</bind>
</comp>

<comp id="519" class="1007" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_6/1 "/>
</bind>
</comp>

<comp id="526" class="1007" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_8/1 "/>
</bind>
</comp>

<comp id="533" class="1007" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10/1 "/>
</bind>
</comp>

<comp id="540" class="1007" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="8" slack="0"/>
<pin id="543" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="547" class="1007" name="grp_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/1 "/>
</bind>
</comp>

<comp id="554" class="1007" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="16" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="0"/>
<pin id="557" dir="0" index="2" bw="24" slack="0"/>
<pin id="558" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V/2 r_V_1_cast/4 add_ln1192_1/4 "/>
</bind>
</comp>

<comp id="563" class="1007" name="grp_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="24" slack="0"/>
<pin id="567" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_3/2 r_V_7_cast/4 add_ln1192_2/4 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="0" index="2" bw="24" slack="0"/>
<pin id="576" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_5/2 r_V_11_cast/4 add_ln1192_4/4 "/>
</bind>
</comp>

<comp id="581" class="1007" name="grp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="24" slack="0"/>
<pin id="585" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_7/2 r_V_15_cast/4 add_ln1192_5/4 "/>
</bind>
</comp>

<comp id="590" class="1007" name="grp_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="8" slack="0"/>
<pin id="593" dir="0" index="2" bw="24" slack="0"/>
<pin id="594" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_9/2 r_V_19_cast/4 add_ln1192_8/4 "/>
</bind>
</comp>

<comp id="599" class="1007" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="0" index="2" bw="24" slack="0"/>
<pin id="603" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_11/2 r_V_23_cast/4 add_ln1192_9/4 "/>
</bind>
</comp>

<comp id="608" class="1007" name="grp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="24" slack="0"/>
<pin id="612" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_13/2 r_V_27_cast/4 add_ln1192_11/4 "/>
</bind>
</comp>

<comp id="617" class="1007" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="0" index="1" bw="8" slack="0"/>
<pin id="620" dir="0" index="2" bw="24" slack="0"/>
<pin id="621" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_15/2 sext_ln1192/4 add_ln1192_12/4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="b15_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b15_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="w15_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w15_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="b13_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b13_read "/>
</bind>
</comp>

<comp id="641" class="1005" name="w13_read_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="1"/>
<pin id="643" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w13_read "/>
</bind>
</comp>

<comp id="646" class="1005" name="b11_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b11_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="w11_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="1"/>
<pin id="653" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w11_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="b9_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b9_read "/>
</bind>
</comp>

<comp id="661" class="1005" name="w9_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w9_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="b7_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="16" slack="1"/>
<pin id="668" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b7_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="w7_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w7_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="b5_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="16" slack="1"/>
<pin id="678" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b5_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="w5_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w5_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="b3_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b3_read "/>
</bind>
</comp>

<comp id="691" class="1005" name="w3_read_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="1"/>
<pin id="693" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w3_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="b0_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b0_read "/>
</bind>
</comp>

<comp id="701" class="1005" name="w0_read_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w0_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln1116_1_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="1"/>
<pin id="708" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_1 "/>
</bind>
</comp>

<comp id="711" class="1005" name="sext_ln1118_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="24" slack="1"/>
<pin id="713" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="sext_ln1116_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="24" slack="1"/>
<pin id="718" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_2 "/>
</bind>
</comp>

<comp id="721" class="1005" name="sext_ln1118_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="24" slack="1"/>
<pin id="723" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="sext_ln1116_4_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="24" slack="1"/>
<pin id="728" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_4 "/>
</bind>
</comp>

<comp id="731" class="1005" name="sext_ln1118_4_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="24" slack="1"/>
<pin id="733" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_4 "/>
</bind>
</comp>

<comp id="736" class="1005" name="sext_ln1116_6_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="24" slack="1"/>
<pin id="738" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_6 "/>
</bind>
</comp>

<comp id="741" class="1005" name="sext_ln1118_6_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="24" slack="1"/>
<pin id="743" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_6 "/>
</bind>
</comp>

<comp id="746" class="1005" name="sext_ln1116_8_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="24" slack="1"/>
<pin id="748" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_8 "/>
</bind>
</comp>

<comp id="751" class="1005" name="sext_ln1118_8_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="24" slack="1"/>
<pin id="753" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_8 "/>
</bind>
</comp>

<comp id="756" class="1005" name="sext_ln1116_10_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="24" slack="1"/>
<pin id="758" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_10 "/>
</bind>
</comp>

<comp id="761" class="1005" name="sext_ln1118_10_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="24" slack="1"/>
<pin id="763" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_10 "/>
</bind>
</comp>

<comp id="766" class="1005" name="sext_ln1116_12_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="24" slack="1"/>
<pin id="768" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_12 "/>
</bind>
</comp>

<comp id="771" class="1005" name="sext_ln1118_12_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="24" slack="1"/>
<pin id="773" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_12 "/>
</bind>
</comp>

<comp id="776" class="1005" name="sext_ln1116_14_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="24" slack="1"/>
<pin id="778" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_14 "/>
</bind>
</comp>

<comp id="781" class="1005" name="sext_ln1118_14_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="24" slack="1"/>
<pin id="783" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_14 "/>
</bind>
</comp>

<comp id="786" class="1005" name="sext_ln1116_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="24" slack="1"/>
<pin id="788" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="791" class="1005" name="sext_ln1118_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="24" slack="1"/>
<pin id="793" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="796" class="1005" name="sext_ln1116_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="24" slack="1"/>
<pin id="798" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_3 "/>
</bind>
</comp>

<comp id="801" class="1005" name="sext_ln1118_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="24" slack="1"/>
<pin id="803" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="sext_ln1116_5_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="24" slack="1"/>
<pin id="808" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_5 "/>
</bind>
</comp>

<comp id="811" class="1005" name="sext_ln1118_5_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="24" slack="1"/>
<pin id="813" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_5 "/>
</bind>
</comp>

<comp id="816" class="1005" name="sext_ln1116_7_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="24" slack="1"/>
<pin id="818" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_7 "/>
</bind>
</comp>

<comp id="821" class="1005" name="sext_ln1118_7_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="24" slack="1"/>
<pin id="823" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_7 "/>
</bind>
</comp>

<comp id="826" class="1005" name="sext_ln1116_9_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="24" slack="1"/>
<pin id="828" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_9 "/>
</bind>
</comp>

<comp id="831" class="1005" name="sext_ln1118_9_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="24" slack="1"/>
<pin id="833" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_9 "/>
</bind>
</comp>

<comp id="836" class="1005" name="sext_ln1116_11_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="24" slack="1"/>
<pin id="838" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_11 "/>
</bind>
</comp>

<comp id="841" class="1005" name="sext_ln1118_11_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="24" slack="1"/>
<pin id="843" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_11 "/>
</bind>
</comp>

<comp id="846" class="1005" name="sext_ln1116_13_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="24" slack="1"/>
<pin id="848" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_13 "/>
</bind>
</comp>

<comp id="851" class="1005" name="sext_ln1118_13_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="24" slack="1"/>
<pin id="853" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_13 "/>
</bind>
</comp>

<comp id="856" class="1005" name="sext_ln1116_15_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="24" slack="1"/>
<pin id="858" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_15 "/>
</bind>
</comp>

<comp id="861" class="1005" name="sext_ln1118_15_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="24" slack="1"/>
<pin id="863" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_15 "/>
</bind>
</comp>

<comp id="866" class="1005" name="r_V_3_cast_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="25" slack="1"/>
<pin id="868" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_cast "/>
</bind>
</comp>

<comp id="871" class="1005" name="r_V_5_cast_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="25" slack="1"/>
<pin id="873" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5_cast "/>
</bind>
</comp>

<comp id="876" class="1005" name="r_V_9_cast_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="25" slack="1"/>
<pin id="878" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_9_cast "/>
</bind>
</comp>

<comp id="881" class="1005" name="r_V_13_cast_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="25" slack="1"/>
<pin id="883" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13_cast "/>
</bind>
</comp>

<comp id="886" class="1005" name="r_V_17_cast_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="25" slack="1"/>
<pin id="888" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17_cast "/>
</bind>
</comp>

<comp id="891" class="1005" name="r_V_21_cast_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="25" slack="1"/>
<pin id="893" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21_cast "/>
</bind>
</comp>

<comp id="896" class="1005" name="r_V_25_cast_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="25" slack="1"/>
<pin id="898" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25_cast "/>
</bind>
</comp>

<comp id="901" class="1005" name="r_V_29_cast_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="25" slack="1"/>
<pin id="903" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="62" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="60" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="66" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="246" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="240" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="234" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="228" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="210" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="204" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="186" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="180" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="162" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="156" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="138" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="132" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="114" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="108" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="90" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="84" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="412" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="442" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="454" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="480" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="438" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="70" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="268" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="264" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="504"><net_src comp="498" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="509"><net_src comp="276" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="272" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="505" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="516"><net_src comp="284" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="280" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="523"><net_src comp="292" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="288" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="519" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="530"><net_src comp="300" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="296" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="537"><net_src comp="308" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="304" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="544"><net_src comp="316" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="312" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="540" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="551"><net_src comp="324" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="320" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="547" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="559"><net_src comp="331" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="328" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="376" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="554" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="568"><net_src comp="337" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="334" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="379" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="571"><net_src comp="563" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="577"><net_src comp="343" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="340" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="382" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="572" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="586"><net_src comp="349" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="346" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="385" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="589"><net_src comp="581" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="595"><net_src comp="355" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="352" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="388" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="598"><net_src comp="590" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="604"><net_src comp="361" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="358" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="391" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="607"><net_src comp="599" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="613"><net_src comp="367" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="364" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="394" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="616"><net_src comp="608" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="622"><net_src comp="373" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="623"><net_src comp="370" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="624"><net_src comp="397" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="625"><net_src comp="617" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="629"><net_src comp="72" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="634"><net_src comp="78" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="639"><net_src comp="96" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="644"><net_src comp="102" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="649"><net_src comp="120" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="654"><net_src comp="126" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="659"><net_src comp="144" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="664"><net_src comp="150" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="669"><net_src comp="168" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="674"><net_src comp="174" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="679"><net_src comp="192" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="684"><net_src comp="198" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="689"><net_src comp="216" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="694"><net_src comp="222" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="699"><net_src comp="252" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="704"><net_src comp="258" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="709"><net_src comp="264" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="714"><net_src comp="268" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="719"><net_src comp="272" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="724"><net_src comp="276" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="729"><net_src comp="280" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="734"><net_src comp="284" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="739"><net_src comp="288" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="744"><net_src comp="292" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="749"><net_src comp="296" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="754"><net_src comp="300" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="759"><net_src comp="304" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="764"><net_src comp="308" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="769"><net_src comp="312" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="774"><net_src comp="316" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="779"><net_src comp="320" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="784"><net_src comp="324" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="789"><net_src comp="328" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="794"><net_src comp="331" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="799"><net_src comp="334" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="804"><net_src comp="337" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="809"><net_src comp="340" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="814"><net_src comp="343" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="819"><net_src comp="346" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="824"><net_src comp="349" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="829"><net_src comp="352" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="834"><net_src comp="355" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="839"><net_src comp="358" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="844"><net_src comp="361" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="849"><net_src comp="364" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="854"><net_src comp="367" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="859"><net_src comp="370" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="864"><net_src comp="373" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="869"><net_src comp="376" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="874"><net_src comp="379" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="879"><net_src comp="382" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="884"><net_src comp="385" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="889"><net_src comp="388" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="894"><net_src comp="391" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="899"><net_src comp="394" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="904"><net_src comp="397" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="617" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: compute_engine_16 : w0 | {1 }
	Port: compute_engine_16 : b0 | {1 }
	Port: compute_engine_16 : w1 | {1 }
	Port: compute_engine_16 : b1 | {1 }
	Port: compute_engine_16 : w2 | {1 }
	Port: compute_engine_16 : b2 | {1 }
	Port: compute_engine_16 : w3 | {1 }
	Port: compute_engine_16 : b3 | {1 }
	Port: compute_engine_16 : w4 | {1 }
	Port: compute_engine_16 : b4 | {1 }
	Port: compute_engine_16 : w5 | {1 }
	Port: compute_engine_16 : b5 | {1 }
	Port: compute_engine_16 : w6 | {1 }
	Port: compute_engine_16 : b6 | {1 }
	Port: compute_engine_16 : w7 | {1 }
	Port: compute_engine_16 : b7 | {1 }
	Port: compute_engine_16 : w8 | {1 }
	Port: compute_engine_16 : b8 | {1 }
	Port: compute_engine_16 : w9 | {1 }
	Port: compute_engine_16 : b9 | {1 }
	Port: compute_engine_16 : w10 | {1 }
	Port: compute_engine_16 : b10 | {1 }
	Port: compute_engine_16 : w11 | {1 }
	Port: compute_engine_16 : b11 | {1 }
	Port: compute_engine_16 : w12 | {1 }
	Port: compute_engine_16 : b12 | {1 }
	Port: compute_engine_16 : w13 | {1 }
	Port: compute_engine_16 : b13 | {1 }
	Port: compute_engine_16 : w14 | {1 }
	Port: compute_engine_16 : b14 | {1 }
	Port: compute_engine_16 : w15 | {1 }
	Port: compute_engine_16 : b15 | {1 }
  - Chain level:
	State 1
		r_V_1 : 1
		r_V_2 : 1
		r_V_4 : 1
		r_V_6 : 1
		r_V_8 : 1
		r_V_10 : 1
		r_V_12 : 1
		r_V_14 : 1
	State 2
		r_V : 1
		r_V_3 : 1
		r_V_5 : 1
		r_V_7 : 1
		r_V_9 : 1
		r_V_11 : 1
		r_V_13 : 1
		r_V_15 : 1
	State 3
	State 4
		r_V_1_cast : 1
		r_V_3_cast : 1
		r_V_5_cast : 1
		r_V_7_cast : 1
		r_V_9_cast : 1
		r_V_11_cast : 1
		r_V_13_cast : 1
		r_V_15_cast : 1
		r_V_17_cast : 1
		r_V_19_cast : 1
		r_V_21_cast : 1
		r_V_23_cast : 1
		r_V_25_cast : 1
		r_V_27_cast : 1
		r_V_29_cast : 1
		sext_ln1192 : 1
		add_ln1192_1 : 2
		add_ln1192_2 : 2
		add_ln1192_4 : 2
		add_ln1192_5 : 2
		add_ln1192_8 : 2
		add_ln1192_9 : 2
		add_ln1192_11 : 2
		add_ln1192_12 : 2
	State 5
		sext_ln1192_1 : 1
		sext_ln1192_2 : 1
		add_ln1192_3 : 2
		sext_ln1192_3 : 3
		sext_ln1192_4 : 1
		sext_ln1192_5 : 1
		add_ln1192_6 : 2
		sext_ln1192_6 : 3
		add_ln1192_7 : 4
		sext_ln1192_7 : 5
		sext_ln1192_8 : 1
		sext_ln1192_9 : 1
		add_ln1192_10 : 2
		sext_ln1192_10 : 3
		sext_ln1192_11 : 1
		sext_ln1192_12 : 1
		add_ln1192_13 : 2
		sext_ln1192_13 : 3
		add_ln1192_14 : 4
		sext_ln1192_14 : 5
		add_ln1192 : 6
		p_Val2_s : 7
		ret_ln71 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |  add_ln1192_3_fu_406  |    0    |    0    |    32   |
|          |  add_ln1192_6_fu_422  |    0    |    0    |    32   |
|          |  add_ln1192_7_fu_432  |    0    |    0    |    33   |
|    add   |  add_ln1192_10_fu_448 |    0    |    0    |    32   |
|          |  add_ln1192_13_fu_464 |    0    |    0    |    32   |
|          |  add_ln1192_14_fu_474 |    0    |    0    |    33   |
|          |   add_ln1192_fu_484   |    0    |    0    |    34   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_498      |    1    |    0    |    0    |
|          |       grp_fu_505      |    1    |    0    |    0    |
|          |       grp_fu_512      |    1    |    0    |    0    |
|    mul   |       grp_fu_519      |    1    |    0    |    0    |
|          |       grp_fu_526      |    1    |    0    |    0    |
|          |       grp_fu_533      |    1    |    0    |    0    |
|          |       grp_fu_540      |    1    |    0    |    0    |
|          |       grp_fu_547      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_554      |    1    |    0    |    0    |
|          |       grp_fu_563      |    1    |    0    |    0    |
|          |       grp_fu_572      |    1    |    0    |    0    |
|  muladd  |       grp_fu_581      |    1    |    0    |    0    |
|          |       grp_fu_590      |    1    |    0    |    0    |
|          |       grp_fu_599      |    1    |    0    |    0    |
|          |       grp_fu_608      |    1    |    0    |    0    |
|          |       grp_fu_617      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  b15_read_read_fu_72  |    0    |    0    |    0    |
|          |  w15_read_read_fu_78  |    0    |    0    |    0    |
|          |  b14_read_read_fu_84  |    0    |    0    |    0    |
|          |  w14_read_read_fu_90  |    0    |    0    |    0    |
|          |  b13_read_read_fu_96  |    0    |    0    |    0    |
|          |  w13_read_read_fu_102 |    0    |    0    |    0    |
|          |  b12_read_read_fu_108 |    0    |    0    |    0    |
|          |  w12_read_read_fu_114 |    0    |    0    |    0    |
|          |  b11_read_read_fu_120 |    0    |    0    |    0    |
|          |  w11_read_read_fu_126 |    0    |    0    |    0    |
|          |  b10_read_read_fu_132 |    0    |    0    |    0    |
|          |  w10_read_read_fu_138 |    0    |    0    |    0    |
|          |  b9_read_read_fu_144  |    0    |    0    |    0    |
|          |  w9_read_read_fu_150  |    0    |    0    |    0    |
|          |  b8_read_read_fu_156  |    0    |    0    |    0    |
|   read   |  w8_read_read_fu_162  |    0    |    0    |    0    |
|          |  b7_read_read_fu_168  |    0    |    0    |    0    |
|          |  w7_read_read_fu_174  |    0    |    0    |    0    |
|          |  b6_read_read_fu_180  |    0    |    0    |    0    |
|          |  w6_read_read_fu_186  |    0    |    0    |    0    |
|          |  b5_read_read_fu_192  |    0    |    0    |    0    |
|          |  w5_read_read_fu_198  |    0    |    0    |    0    |
|          |  b4_read_read_fu_204  |    0    |    0    |    0    |
|          |  w4_read_read_fu_210  |    0    |    0    |    0    |
|          |  b3_read_read_fu_216  |    0    |    0    |    0    |
|          |  w3_read_read_fu_222  |    0    |    0    |    0    |
|          |  b2_read_read_fu_228  |    0    |    0    |    0    |
|          |  w2_read_read_fu_234  |    0    |    0    |    0    |
|          |  b1_read_read_fu_240  |    0    |    0    |    0    |
|          |  w1_read_read_fu_246  |    0    |    0    |    0    |
|          |  b0_read_read_fu_252  |    0    |    0    |    0    |
|          |  w0_read_read_fu_258  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  sext_ln1116_1_fu_264 |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_268 |    0    |    0    |    0    |
|          |  sext_ln1116_2_fu_272 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_276 |    0    |    0    |    0    |
|          |  sext_ln1116_4_fu_280 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_284 |    0    |    0    |    0    |
|          |  sext_ln1116_6_fu_288 |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_292 |    0    |    0    |    0    |
|          |  sext_ln1116_8_fu_296 |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_300 |    0    |    0    |    0    |
|          | sext_ln1116_10_fu_304 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_308 |    0    |    0    |    0    |
|          | sext_ln1116_12_fu_312 |    0    |    0    |    0    |
|          | sext_ln1118_12_fu_316 |    0    |    0    |    0    |
|          | sext_ln1116_14_fu_320 |    0    |    0    |    0    |
|          | sext_ln1118_14_fu_324 |    0    |    0    |    0    |
|          |   sext_ln1116_fu_328  |    0    |    0    |    0    |
|          |   sext_ln1118_fu_331  |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_334 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_337 |    0    |    0    |    0    |
|          |  sext_ln1116_5_fu_340 |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_343 |    0    |    0    |    0    |
|          |  sext_ln1116_7_fu_346 |    0    |    0    |    0    |
|          |  sext_ln1118_7_fu_349 |    0    |    0    |    0    |
|          |  sext_ln1116_9_fu_352 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_355 |    0    |    0    |    0    |
|   sext   | sext_ln1116_11_fu_358 |    0    |    0    |    0    |
|          | sext_ln1118_11_fu_361 |    0    |    0    |    0    |
|          | sext_ln1116_13_fu_364 |    0    |    0    |    0    |
|          | sext_ln1118_13_fu_367 |    0    |    0    |    0    |
|          | sext_ln1116_15_fu_370 |    0    |    0    |    0    |
|          | sext_ln1118_15_fu_373 |    0    |    0    |    0    |
|          |   r_V_3_cast_fu_376   |    0    |    0    |    0    |
|          |   r_V_5_cast_fu_379   |    0    |    0    |    0    |
|          |   r_V_9_cast_fu_382   |    0    |    0    |    0    |
|          |   r_V_13_cast_fu_385  |    0    |    0    |    0    |
|          |   r_V_17_cast_fu_388  |    0    |    0    |    0    |
|          |   r_V_21_cast_fu_391  |    0    |    0    |    0    |
|          |   r_V_25_cast_fu_394  |    0    |    0    |    0    |
|          |   r_V_29_cast_fu_397  |    0    |    0    |    0    |
|          |  sext_ln1192_1_fu_400 |    0    |    0    |    0    |
|          |  sext_ln1192_2_fu_403 |    0    |    0    |    0    |
|          |  sext_ln1192_3_fu_412 |    0    |    0    |    0    |
|          |  sext_ln1192_4_fu_416 |    0    |    0    |    0    |
|          |  sext_ln1192_5_fu_419 |    0    |    0    |    0    |
|          |  sext_ln1192_6_fu_428 |    0    |    0    |    0    |
|          |  sext_ln1192_7_fu_438 |    0    |    0    |    0    |
|          |  sext_ln1192_8_fu_442 |    0    |    0    |    0    |
|          |  sext_ln1192_9_fu_445 |    0    |    0    |    0    |
|          | sext_ln1192_10_fu_454 |    0    |    0    |    0    |
|          | sext_ln1192_11_fu_458 |    0    |    0    |    0    |
|          | sext_ln1192_12_fu_461 |    0    |    0    |    0    |
|          | sext_ln1192_13_fu_470 |    0    |    0    |    0    |
|          | sext_ln1192_14_fu_480 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|    p_Val2_s_fu_490    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    16   |    0    |   228   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    b0_read_reg_696   |   16   |
|   b11_read_reg_646   |   16   |
|   b13_read_reg_636   |   16   |
|   b15_read_reg_626   |   16   |
|    b3_read_reg_686   |   16   |
|    b5_read_reg_676   |   16   |
|    b7_read_reg_666   |   16   |
|    b9_read_reg_656   |   16   |
|  r_V_13_cast_reg_881 |   25   |
|  r_V_17_cast_reg_886 |   25   |
|  r_V_21_cast_reg_891 |   25   |
|  r_V_25_cast_reg_896 |   25   |
|  r_V_29_cast_reg_901 |   25   |
|  r_V_3_cast_reg_866  |   25   |
|  r_V_5_cast_reg_871  |   25   |
|  r_V_9_cast_reg_876  |   25   |
|sext_ln1116_10_reg_756|   24   |
|sext_ln1116_11_reg_836|   24   |
|sext_ln1116_12_reg_766|   24   |
|sext_ln1116_13_reg_846|   24   |
|sext_ln1116_14_reg_776|   24   |
|sext_ln1116_15_reg_856|   24   |
| sext_ln1116_1_reg_706|   24   |
| sext_ln1116_2_reg_716|   24   |
| sext_ln1116_3_reg_796|   24   |
| sext_ln1116_4_reg_726|   24   |
| sext_ln1116_5_reg_806|   24   |
| sext_ln1116_6_reg_736|   24   |
| sext_ln1116_7_reg_816|   24   |
| sext_ln1116_8_reg_746|   24   |
| sext_ln1116_9_reg_826|   24   |
|  sext_ln1116_reg_786 |   24   |
|sext_ln1118_10_reg_761|   24   |
|sext_ln1118_11_reg_841|   24   |
|sext_ln1118_12_reg_771|   24   |
|sext_ln1118_13_reg_851|   24   |
|sext_ln1118_14_reg_781|   24   |
|sext_ln1118_15_reg_861|   24   |
| sext_ln1118_1_reg_711|   24   |
| sext_ln1118_2_reg_721|   24   |
| sext_ln1118_3_reg_801|   24   |
| sext_ln1118_4_reg_731|   24   |
| sext_ln1118_5_reg_811|   24   |
| sext_ln1118_6_reg_741|   24   |
| sext_ln1118_7_reg_821|   24   |
| sext_ln1118_8_reg_751|   24   |
| sext_ln1118_9_reg_831|   24   |
|  sext_ln1118_reg_791 |   24   |
|    w0_read_reg_701   |    8   |
|   w11_read_reg_651   |    8   |
|   w13_read_reg_641   |    8   |
|   w15_read_reg_631   |    8   |
|    w3_read_reg_691   |    8   |
|    w5_read_reg_681   |    8   |
|    w7_read_reg_671   |    8   |
|    w9_read_reg_661   |    8   |
+----------------------+--------+
|         Total        |  1160  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_498 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_498 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_505 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_505 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_512 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_512 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_519 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_519 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_526 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_526 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_533 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_533 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_540 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_540 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_547 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_547 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_554 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_554 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_563 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_563 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_572 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_572 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_581 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_581 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_590 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_590 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_599 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_599 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_608 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_608 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_617 |  p0  |   3  |  16  |   48   ||    14   |
| grp_fu_617 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   896  ||  16.112 ||   328   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   228  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   328  |
|  Register |    -   |    -   |  1160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   16   |  1160  |   556  |
+-----------+--------+--------+--------+--------+
