<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='854' ll='951'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='885' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='886' c='_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='891' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='939' c='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<size>1</size>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='853'>// Track defaults for fields in the MODE registser.</doc>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::IEEE' o='0' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp' o='1' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::FP32InputDenormals' o='2' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::FP32OutputDenormals' o='3' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16InputDenormals' o='4' t='bool'/>
<mbr r='llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16OutputDenormals' o='5' t='bool'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1Ev'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaultsC1ERKNS_8FunctionE'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaults24getDefaultForCallingConvEj'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaultseqES1_'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults16allFP32DenormalsEv'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults20allFP64FP16DenormalsEv'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeSPValueEv'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults19fpDenormModeDPValueEv'/>
<fun r='_ZN4llvm6AMDGPU22SIModeRegisterDefaults16oneWayCompatibleEbb'/>
<fun r='_ZNK4llvm6AMDGPU22SIModeRegisterDefaults18isInlineCompatibleES1_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.h' l='44'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.h' l='74' c='_ZNK4llvm21AMDGPUMachineFunction7getModeEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='239' c='_ZN4llvm4yaml6SIModeC1ERKNS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='78' c='_ZL9getFPModeN4llvm6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1102' c='_ZN4llvm16AMDGPUAsmPrinter16getSIProgramInfoERNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<size>1</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='1379' c='_ZN12_GLOBAL__N_120AMDGPUCodeGenPrepare13runOnFunctionERN4llvm8FunctionE'/>
<size>1</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='106'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='390' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<size>1</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3169' c='_ZL18toggleSPDenormModebRN4llvm16MachineIRBuilderERKNS_12GCNSubtargetENS_6AMDGPU22SIModeRegisterDefaultsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3204' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFDIV32ERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<size>1</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='289' c='_ZN4llvm10GCNTTIImplC1EPKNS_19AMDGPUTargetMachineERKNS_8FunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1139' c='_ZNK4llvm10GCNTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='1140' c='_ZNK4llvm10GCNTTIImpl19areInlineCompatibleEPKNS_8FunctionES3_'/>
<size>1</size>
