verilog xil_defaultlib --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/ec67/hdl" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/7698" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0_3" \
"../../../bd/mb_block_i/ip/mb_block_i_lmb_bram_1/sim/mb_block_i_lmb_bram_1.v" \
"../../../bd/mb_block_i/ip/mb_block_i_xbar_1/sim/mb_block_i_xbar_1.v" \
"../../../bd/mb_block_i/ip/mb_block_i_clk_wiz_1_1/mb_block_i_clk_wiz_1_1_clk_wiz.v" \
"../../../bd/mb_block_i/ip/mb_block_i_clk_wiz_1_1/mb_block_i_clk_wiz_1_1.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/hdmi_tx_0_3/hdl/encode.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/hdmi_tx_0_3/hdl/serdes_10_to_1.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/hdmi_tx_0_3/hdl/srldelay.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/hdmi_tx_0_3/hdl/hdmi_tx_v1_0.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/hdmi_tx_0_3/sim/hdmi_tx_0.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0_3/clk_wiz_0_clk_wiz.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0_3/clk_wiz_0.v" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \

sv xil_defaultlib --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/ec67/hdl" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/7698" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0_3" \
"../../../bd/mb_block_i/ipshared/d3fc/src/Color_Mapper.sv" \
"../../../bd/mb_block_i/ipshared/d3fc/src/VGA_controller.sv" \
"../../../bd/mb_block_i/ipshared/d3fc/src/font_rom.sv" \
"../../../bd/mb_block_i/ipshared/d3fc/src/hdmi_text_controller_v2_0_AXI.sv" \
"../../../bd/mb_block_i/ipshared/d3fc/src/hdmi_text_controller_v2_0.sv" \
"../../../bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/sim/mb_block_i_hdmi_text_controller_0_1.sv" \

verilog xil_defaultlib --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/ec67/hdl" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ipshared/7698" --include "../../../../Lab7.gen/sources_1/bd/mb_block_i/ip/mb_block_i_hdmi_text_controller_0_1/src/clk_wiz_0_3" \
"../../../bd/mb_block_i/sim/mb_block_i.v" \

verilog xil_defaultlib "glbl.v"

nosort
