Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Nov 25 13:08:17 2022
| Host         : thebeast running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.074        0.000                      0                32109        0.037        0.000                      0                32109       18.750        0.000                       0                 10903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         16.074        0.000                      0                29195        0.037        0.000                      0                29195       18.750        0.000                       0                 10903  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              23.090        0.000                      0                 2914        0.760        0.000                      0                 2914  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.074ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.298ns  (logic 10.443ns (44.824%)  route 12.855ns (55.177%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.299    25.994    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y4          LUT5 (Prop_lut5_I1_O)        0.331    26.325 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[4]_i_1/O
                         net (fo=1, routed)           0.000    26.325    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[4]
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[4]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y4          FDCE (Setup_fdce_C_D)        0.029    42.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[4]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -26.325    
  -------------------------------------------------------------------
                         slack                                 16.074    

Slack (MET) :             16.087ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.287ns  (logic 10.443ns (44.845%)  route 12.844ns (55.155%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.288    25.983    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y4          LUT5 (Prop_lut5_I1_O)        0.331    26.314 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[5]_i_1/O
                         net (fo=1, routed)           0.000    26.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[5]
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[5]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y4          FDCE (Setup_fdce_C_D)        0.031    42.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[5]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -26.314    
  -------------------------------------------------------------------
                         slack                                 16.087    

Slack (MET) :             16.210ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.164ns  (logic 10.443ns (45.082%)  route 12.721ns (54.918%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.166    25.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y6          LUT5 (Prop_lut5_I1_O)        0.331    26.191 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[14]_i_1/O
                         net (fo=1, routed)           0.000    26.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[14]
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y6          FDCE (Setup_fdce_C_D)        0.031    42.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[14]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -26.191    
  -------------------------------------------------------------------
                         slack                                 16.210    

Slack (MET) :             16.217ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.158ns  (logic 10.443ns (45.095%)  route 12.715ns (54.905%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.159    25.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y6          LUT5 (Prop_lut5_I1_O)        0.331    26.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[15]_i_1/O
                         net (fo=1, routed)           0.000    26.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[15]
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y6          FDCE (Setup_fdce_C_D)        0.032    42.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]
  -------------------------------------------------------------------
                         required time                         42.402    
                         arrival time                         -26.185    
  -------------------------------------------------------------------
                         slack                                 16.217    

Slack (MET) :             16.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.155ns  (logic 10.443ns (45.100%)  route 12.712ns (54.900%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.157    25.851    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y3          LUT5 (Prop_lut5_I1_O)        0.331    26.182 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[0]_i_1/O
                         net (fo=1, routed)           0.000    26.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[0]
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y3          FDCE (Setup_fdce_C_D)        0.032    42.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[0]
  -------------------------------------------------------------------
                         required time                         42.402    
                         arrival time                         -26.182    
  -------------------------------------------------------------------
                         slack                                 16.220    

Slack (MET) :             16.360ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.015ns  (logic 10.443ns (45.374%)  route 12.572ns (54.626%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.017    25.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y4          LUT5 (Prop_lut5_I1_O)        0.331    26.042 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[7]_i_1/O
                         net (fo=1, routed)           0.000    26.042    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[7]
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y4          FDCE (Setup_fdce_C_D)        0.032    42.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]
  -------------------------------------------------------------------
                         required time                         42.402    
                         arrival time                         -26.042    
  -------------------------------------------------------------------
                         slack                                 16.360    

Slack (MET) :             16.362ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.012ns  (logic 10.443ns (45.380%)  route 12.569ns (54.620%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.013    25.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y4          LUT5 (Prop_lut5_I1_O)        0.331    26.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[6]_i_1/O
                         net (fo=1, routed)           0.000    26.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[6]
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y4          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[6]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y4          FDCE (Setup_fdce_C_D)        0.031    42.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[6]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -26.039    
  -------------------------------------------------------------------
                         slack                                 16.362    

Slack (MET) :             16.372ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        23.000ns  (logic 10.443ns (45.405%)  route 12.557ns (54.596%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         4.001    25.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y3          LUT5 (Prop_lut5_I1_O)        0.331    26.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[1]_i_1/O
                         net (fo=1, routed)           0.000    26.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[1]
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[1]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y3          FDCE (Setup_fdce_C_D)        0.029    42.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[1]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -26.027    
  -------------------------------------------------------------------
                         slack                                 16.372    

Slack (MET) :             16.377ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.997ns  (logic 10.443ns (45.410%)  route 12.554ns (54.590%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         3.998    25.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y3          LUT5 (Prop_lut5_I1_O)        0.331    26.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[2]_i_1/O
                         net (fo=1, routed)           0.000    26.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[2]
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y3          FDCE (Setup_fdce_C_D)        0.031    42.401    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[2]
  -------------------------------------------------------------------
                         required time                         42.401    
                         arrival time                         -26.024    
  -------------------------------------------------------------------
                         slack                                 16.377    

Slack (MET) :             16.377ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.995ns  (logic 10.443ns (45.415%)  route 12.552ns (54.586%))
  Logic Levels:           70  (CARRY4=66 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 42.742 - 40.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.733     3.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X68Y45         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.419     3.446 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]/Q
                         net (fo=128, routed)         3.662     7.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]
    SLICE_X82Y3          LUT3 (Prop_lut3_I2_O)        0.296     7.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11/O
                         net (fo=1, routed)           0.000     7.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[3]_i_11_n_0
    SLICE_X82Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.937 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.937    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[3]_i_3_n_0
    SLICE_X82Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.054    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[7]_i_3_n_0
    SLICE_X82Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.171 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.171    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[11]_i_3_n_0
    SLICE_X82Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.288 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.288    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[15]_i_3_n_0
    SLICE_X82Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.405 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.405    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[19]_i_3_n_0
    SLICE_X82Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.522 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.522    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[23]_i_3_n_0
    SLICE_X82Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.639 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.639    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]_i_3_n_0
    SLICE_X82Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.756 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.756    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[31]_i_3_n_0
    SLICE_X82Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[35]_i_3_n_0
    SLICE_X82Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[39]_i_3_n_0
    SLICE_X82Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[43]_i_3_n_0
    SLICE_X82Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[47]_i_3_n_0
    SLICE_X82Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[51]_i_3_n_0
    SLICE_X82Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.458    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[55]_i_3_n_0
    SLICE_X82Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.575    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[59]_i_3_n_0
    SLICE_X82Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.692 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.692    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[63]_i_3_n_0
    SLICE_X82Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[67]_i_3_n_0
    SLICE_X82Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[71]_i_3_n_0
    SLICE_X82Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[75]_i_3_n_0
    SLICE_X82Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[79]_i_3_n_0
    SLICE_X82Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[83]_i_3_n_0
    SLICE_X82Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.009    10.403    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[87]_i_3_n_0
    SLICE_X82Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[91]_i_3_n_0
    SLICE_X82Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.637 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[95]_i_3_n_0
    SLICE_X82Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.754 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[99]_i_3_n_0
    SLICE_X82Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.871 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.871    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[103]_i_3_n_0
    SLICE_X82Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.988 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.988    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[107]_i_3_n_0
    SLICE_X82Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.105    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[111]_i_3_n_0
    SLICE_X82Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.222 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.222    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[115]_i_3_n_0
    SLICE_X82Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[119]_i_3_n_0
    SLICE_X82Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.456 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[123]_i_3_n_0
    SLICE_X82Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.573 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.573    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[127]_i_3_n_0
    SLICE_X82Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[128]_i_5/CO[0]
                         net (fo=1156, routed)        3.775    15.602    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_0[0]
    SLICE_X61Y18         LUT4 (Prop_lut4_I1_O)        0.367    15.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12/O
                         net (fo=1, routed)           0.000    15.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[132]_i_12_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[132]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[136]_i_2_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[140]_i_2_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[144]_i_2_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[148]_i_2_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[152]_i_2_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2/CO[3]
                         net (fo=1, routed)           0.009    17.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[156]_i_2_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[160]_i_2_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[164]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[168]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[172]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[176]_i_2_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[180]_i_2_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[184]_i_2_n_0
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[188]_i_2_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[192]_i_2_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[196]_i_2_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[200]_i_2_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[204]_i_2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[208]_i_2_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[212]_i_2_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[216]_i_2_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[220]_i_2_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[224]_i_2_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[228]_i_2_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[232]_i_2_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[236]_i_2_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[240]_i_2_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[244]_i_2_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[248]_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.930 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.930    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[252]_i_2_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.044 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3/CO[3]
                         net (fo=1, routed)           0.001    20.045    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_3_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29/O[0]
                         net (fo=2, routed)           1.100    21.367    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r_reg[255]_i_29_n_7
    SLICE_X62Y50         LUT4 (Prop_lut4_I1_O)        0.328    21.695 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/sub1/M_r[126]_i_2/O
                         net (fo=127, routed)         3.996    25.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/mod_sel[0]
    SLICE_X80Y6          LUT5 (Prop_lut5_I1_O)        0.331    26.022 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r[12]_i_1/O
                         net (fo=1, routed)           0.000    26.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_mux_out[12]
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.562    42.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X80Y6          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]/C
                         clock pessimism              0.230    42.971    
                         clock uncertainty           -0.601    42.370    
    SLICE_X80Y6          FDCE (Setup_fdce_C_D)        0.029    42.399    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[12]
  -------------------------------------------------------------------
                         required time                         42.399    
                         arrival time                         -26.022    
  -------------------------------------------------------------------
                         slack                                 16.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.592     0.928    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y34          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/Q
                         net (fo=1, routed)           0.056     1.124    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/DIA0
    SLICE_X8Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/WCLK
    SLICE_X8Y34          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA/CLK
                         clock pessimism             -0.284     0.941    
    SLICE_X8Y34          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.088    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95/RAMA
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.621     0.957    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X7Y36          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     1.098 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.153    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X6Y36          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.889     1.255    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X6Y36          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.285     0.970    
    SLICE_X6Y36          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.117    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.594     0.930    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X17Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.126    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X16Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.864     1.230    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X16Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.287     0.943    
    SLICE_X16Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y52         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/Q
                         net (fo=1, routed)           0.056     1.089    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X36Y52         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X36Y52         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.053    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.558     0.894    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y54         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.090    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X34Y54         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X34Y54         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y54         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.047%)  route 0.230ns (61.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.560     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X40Y38         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/Q
                         net (fo=1, routed)           0.230     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[9]
    SLICE_X51Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][9]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X51Y38         FDCE (Hold_fdce_C_D)         0.071     1.225    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][9]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[215]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[214]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.694%)  route 0.220ns (51.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X50Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[215]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[215]/Q
                         net (fo=2, routed)           0.220     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/exponent_reg_reg[254][215]
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.317 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/exponent_reg[214]_i_1/O
                         net (fo=1, routed)           0.000     1.317    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[255]_1[214]
    SLICE_X46Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[214]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/clk
    SLICE_X46Y31         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[214]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y31         FDCE (Hold_fdce_C_D)         0.121     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/exponent_reg_reg[214]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.868%)  route 0.231ns (62.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X40Y37         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=1, routed)           0.231     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[28]
    SLICE_X50Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][28]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y38         FDCE (Hold_fdce_C_D)         0.063     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][28]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.336%)  route 0.227ns (61.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X41Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[8]/Q
                         net (fo=1, routed)           0.227     1.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/s00_axis_tdata[8]
    SLICE_X50Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X50Y36         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.059     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][8]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.571     0.907    rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y89         FDRE                                         r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.164    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X26Y88         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.841     1.207    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y20     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y20     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X14Y41    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y45    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y45    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X16Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X18Y36    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y49    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y49    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       23.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.090ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.852ns  (logic 0.580ns (3.659%)  route 15.272ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.457    18.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[28]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[28]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                 23.090    

Slack (MET) :             23.090ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.852ns  (logic 0.580ns (3.659%)  route 15.272ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.457    18.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[29]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[29]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                 23.090    

Slack (MET) :             23.090ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.852ns  (logic 0.580ns (3.659%)  route 15.272ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.457    18.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[30]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[30]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                 23.090    

Slack (MET) :             23.090ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.852ns  (logic 0.580ns (3.659%)  route 15.272ns (96.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.457    18.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[31]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y10         FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[31]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.873    
  -------------------------------------------------------------------
                         slack                                 23.090    

Slack (MET) :             23.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 0.580ns (3.699%)  route 15.101ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.286    18.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[20]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[20]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                 23.261    

Slack (MET) :             23.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 0.580ns (3.699%)  route 15.101ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.286    18.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[24]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[24]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                 23.261    

Slack (MET) :             23.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 0.580ns (3.699%)  route 15.101ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.286    18.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[26]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[26]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                 23.261    

Slack (MET) :             23.261ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.681ns  (logic 0.580ns (3.699%)  route 15.101ns (96.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.286    18.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X83Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X83Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X83Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/M_r_reg[27]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.702    
  -------------------------------------------------------------------
                         slack                                 23.261    

Slack (MET) :             23.265ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.677ns  (logic 0.580ns (3.700%)  route 15.097ns (96.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.282    18.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X81Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X81Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[26]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X81Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[26]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                 23.265    

Slack (MET) :             23.265ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_0 rise@40.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.677ns  (logic 0.580ns (3.700%)  route 15.097ns (96.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 42.739 - 40.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y19         FDCE (Prop_fdce_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=270, routed)         6.815    10.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r_reg[255]_rep__0_1[0]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.124    10.416 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2/O
                         net (fo=770, routed)         8.282    18.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/B_r[255]_i_2_n_0
    SLICE_X81Y9          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       1.560    42.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/clk
    SLICE_X81Y9          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[27]/C
                         clock pessimism              0.230    42.969    
                         clock uncertainty           -0.601    42.368    
    SLICE_X81Y9          FDCE (Recov_fdce_C_CLR)     -0.405    41.963    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_datapath/A_r_reg[27]
  -------------------------------------------------------------------
                         required time                         41.963    
                         arrival time                         -18.698    
  -------------------------------------------------------------------
                         slack                                 23.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.241     1.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X89Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.241     1.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep/C
                         clock pessimism             -0.282     0.926    
    SLICE_X89Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.241     1.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__0/C
                         clock pessimism             -0.282     0.926    
    SLICE_X89Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.241     1.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__1/C
                         clock pessimism             -0.282     0.926    
    SLICE_X89Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.366%)  route 0.494ns (72.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.241     1.593    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y24         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.842     1.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y24         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep/C
                         clock pessimism             -0.282     0.926    
    SLICE_X89Y24         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.945%)  route 0.560ns (75.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.307     1.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X89Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.945%)  route 0.560ns (75.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.307     1.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[1]_0
    SLICE_X89Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[2]_rep/C
                         clock pessimism             -0.282     0.932    
    SLICE_X89Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_chipher/u_multi_mod_control/FSM_sequential_curr_state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.945%)  route 0.560ns (75.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.307     1.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_2
    SLICE_X89Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X89Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X89Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.186ns (23.146%)  route 0.618ns (76.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.365     1.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_2
    SLICE_X87Y19         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X87Y19         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism             -0.282     0.932    
    SLICE_X87Y19         FDCE (Remov_fdce_C_CLR)     -0.092     0.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.895%)  route 0.704ns (79.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.578     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/clk
    SLICE_X89Y23         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0/Q
                         net (fo=86, routed)          0.253     1.307    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_onehot_curr_state_reg[3]_rep__0_n_0
    SLICE_X86Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.352 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_control/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=14, routed)          0.451     1.804    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[0]_2
    SLICE_X85Y33         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10904, routed)       0.851     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/clk
    SLICE_X85Y33         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X85Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_exponentiation_datapath/u_multi_mod_partial/u_multi_mod_control/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.942    





