// Seed: 2287754863
module module_0;
  tri id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input supply1 id_2,
    output tri id_3,
    output logic id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    input wire id_8,
    input tri1 id_9,
    output uwire id_10,
    output wire id_11,
    input wire id_12,
    output wand id_13,
    output uwire id_14
);
  module_0();
  always id_4 <= {1{id_1}};
endmodule
