Running: D:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/file2/shiyan8_change/top_test_isim_beh.exe -prj D:/file2/shiyan8_change/top_test_beh.prj work.top_test work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/file2/shiyan8_change/jicunqi.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/ipcore_dir/ROM_B.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/ALU.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/test.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/CPU.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/top.v" into library work
Analyzing Verilog file "D:/file2/shiyan8_change/top_test.v" into library work
Analyzing Verilog file "D:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/file2/shiyan8_change/top.v" Line 37: Size mismatch in connection of port <F>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module ROM_B
Compiling module test
Compiling module jicunqi
Compiling module ALU
Compiling module CPU
Compiling module top
Compiling module top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable D:/file2/shiyan8_change/top_test_isim_beh.exe
Fuse Memory Usage: 31940 KB
Fuse CPU Usage: 515 ms
