Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: tcam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tcam.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tcam"
Output Format                      : NGC
Target Device                      : xc3sd3400a-4-fg676

---- Source Options
Top Module Name                    : tcam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "tcam.v" in library work
Module <tcam> compiled
No errors in compilation
Analysis of file <"tcam.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <tcam> in library <work> with parameters.
	N = "00000000000000000000000000000010"
	WORD_SIZE = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <tcam>.
	N = 32'sb00000000000000000000000000000010
	WORD_SIZE = 32'sb00000000000000000000000000000010
WARNING:Xst:905 - "tcam.v" line 25: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mem_x>, <mem>, <write_address>
Module <tcam> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <tcam> has a constant value of 0100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <j> in unit <tcam> has a constant value of 10 during circuit operation. The register is replaced by logic.

Synthesizing Unit <tcam>.
    Related source file is "tcam.v".
WARNING:Xst:646 - Signal <tmp_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <match_flag>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <address>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_x_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_x_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_x_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <mem_x_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit xor2 for signal <old_tmp_flag_1$xor0000> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_1$xor0001> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_2$xor0000> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_2$xor0001> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_3$xor0000> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_3$xor0001> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_4$xor0000> created at line 32.
    Found 1-bit xor2 for signal <old_tmp_flag_4$xor0001> created at line 32.
Unit <tcam> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 10
 1-bit latch                                           : 1
 2-bit latch                                           : 9
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 10
 1-bit latch                                           : 1
 2-bit latch                                           : 9
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tcam> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tcam, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tcam.ngr
Top Level Output File Name         : tcam
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 19
#      LUT2                        : 6
#      LUT3                        : 1
#      LUT4                        : 11
#      MUXF5                       : 1
# FlipFlops/Latches                : 19
#      LD_1                        : 3
#      LDE                         : 12
#      LDE_1                       : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 10
#      IBUF                        : 7
#      OBUF                        : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-4 

 Number of Slices:                       10  out of  23872     0%  
 Number of Slice Flip Flops:             16  out of  47744     0%  
 Number of 4 input LUTs:                 18  out of  47744     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    469     2%  
    IOB Flip Flops:                       3
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+------------------------+-------+
Clock Signal                         | Clock buffer(FF name)  | Load  |
-------------------------------------+------------------------+-------+
w_r_bar                              | IBUF+BUFG              | 3     |
mem_3_cmp_eq0000(mem_3_cmp_eq00001:O)| NONE(*)(mem_x_3_0)     | 4     |
mem_2_cmp_eq0000(mem_2_cmp_eq00001:O)| NONE(*)(mem_x_2_0)     | 4     |
mem_1_cmp_eq0000(mem_1_cmp_eq00001:O)| NONE(*)(mem_x_1_0)     | 4     |
mem_0_not0001(mem_0_not00011:O)      | NONE(*)(mem_x_0_0)     | 4     |
-------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 5.485ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'w_r_bar'
  Total number of paths / destination ports: 48 / 3
-------------------------------------------------------------------------
Offset:              5.485ns (Levels of Logic = 5)
  Source:            data_x<1> (PAD)
  Destination:       match_flag (LATCH)
  Destination Clock: w_r_bar rising

  Data Path: data_x<1> to match_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.849   0.900  data_x_1_IBUF (data_x_1_IBUF)
     LUT4:I0->O            2   0.648   0.590  _old_tmp_flag_315 (_old_tmp_flag_315)
     LUT4:I0->O            3   0.648   0.674  address_mux0000<0>1 (address_mux0000<0>)
     LUT4:I0->O            1   0.648   0.000  match_flag_mux0000621 (match_flag_mux000062)
     MUXF5:I1->O           1   0.276   0.000  match_flag_mux000062_f5 (match_flag_mux0000)
     LD_1:D                    0.252          match_flag
    ----------------------------------------
    Total                      5.485ns (3.321ns logic, 2.164ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_3_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.212ns (Levels of Logic = 1)
  Source:            w_r_bar (PAD)
  Destination:       mem_x_3_0 (LATCH)
  Destination Clock: mem_3_cmp_eq0000 falling

  Data Path: w_r_bar to mem_x_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.051  w_r_bar_IBUF (w_r_bar_IBUF1)
     LDE:GE                    0.312          mem_x_3_1
    ----------------------------------------
    Total                      2.212ns (1.161ns logic, 1.051ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_2_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.212ns (Levels of Logic = 1)
  Source:            w_r_bar (PAD)
  Destination:       mem_x_2_0 (LATCH)
  Destination Clock: mem_2_cmp_eq0000 falling

  Data Path: w_r_bar to mem_x_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.051  w_r_bar_IBUF (w_r_bar_IBUF1)
     LDE:GE                    0.312          mem_x_2_1
    ----------------------------------------
    Total                      2.212ns (1.161ns logic, 1.051ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_1_cmp_eq0000'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.212ns (Levels of Logic = 1)
  Source:            w_r_bar (PAD)
  Destination:       mem_x_1_0 (LATCH)
  Destination Clock: mem_1_cmp_eq0000 falling

  Data Path: w_r_bar to mem_x_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.051  w_r_bar_IBUF (w_r_bar_IBUF1)
     LDE:GE                    0.312          mem_x_1_1
    ----------------------------------------
    Total                      2.212ns (1.161ns logic, 1.051ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mem_0_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.212ns (Levels of Logic = 1)
  Source:            w_r_bar (PAD)
  Destination:       mem_x_0_0 (LATCH)
  Destination Clock: mem_0_not0001 rising

  Data Path: w_r_bar to mem_x_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.849   1.051  w_r_bar_IBUF (w_r_bar_IBUF1)
     LDE_1:GE                  0.312          mem_x_0_1
    ----------------------------------------
    Total                      2.212ns (1.161ns logic, 1.051ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'w_r_bar'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            match_flag (LATCH)
  Destination:       match_flag (PAD)
  Source Clock:      w_r_bar rising

  Data Path: match_flag to match_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.728   0.420  match_flag (match_flag_OBUF)
     OBUF:I->O                 4.520          match_flag_OBUF (match_flag)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.96 secs
 
--> 

Total memory usage is 4514020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

