/* Copyright 2023 The ChromiumOS Authors.
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include <cros/st/stm32.dtsi>

&iwdg {
	status = "okay";
};

&timers9 {
	/*
	 * The counter has 16 bits. TIMPRE bit in RCC_DCKCFGR is 0 by default.
	 * On Dragonclaw board APB2 prescaler is set to 2. In this case APB2
	 * clock is 48Mhz, but TIM9 input clock is doubled, because TIMPRE=0
	 * and APB2 prescaler > 1. Effectively TIM9 is clocked with 96Mhz clock.
	 * Setting prescaler to 16384 will give about 11.2s maximum timeout.
	 */
	st,prescaler = <0x4000>;
	status = "okay";
	wdg_helper_counter: counter {
		status = "okay";
	};
};

&wdg_helper {
	counter = <&wdg_helper_counter>;
	status = "okay";
};

&dma1 {
	status = "okay";
};

&dma2 {
	status = "okay";
};

&rng {
	status = "okay";
};
