0.7
2020.2
Dec 14 2023
13:13:15
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/AESL_axi_master_mem.v,1713542628,systemVerilog,,,,AESL_axi_master_mem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/AESL_axi_slave_control.v,1713542628,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/csv_file_dump.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/dataflow_monitor.sv,1713542629,systemVerilog,F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/nodf_module_interface.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/upc_loop_interface.svh,,F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/dump_file_agent.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/csv_file_dump.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/sample_agent.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/loop_sample_agent.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/sample_manager.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/nodf_module_interface.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/nodf_module_monitor.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/upc_loop_interface.svh;F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/dump_file_agent.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/fifo_para.vh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/loop_sample_agent.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func.autotb.v,1713542629,systemVerilog,,,F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/fifo_para.vh,apatb_main_func_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func.v,1713542608,systemVerilog,,,,main_func,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_A_local_RAM_AUTO_1R1W.v,1713542608,systemVerilog,,,,main_func_A_local_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_B_local_RAM_AUTO_1R1W.v,1713542608,systemVerilog,,,,main_func_B_local_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_control_s_axi.v,1713542608,systemVerilog,,,,main_func_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_flow_control_loop_pipe_sequential_init.v,1713542608,systemVerilog,,,,main_func_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_10_1.v,1713542607,systemVerilog,,,,main_func_main_func_Pipeline_VITIS_LOOP_10_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_22_3.v,1713542607,systemVerilog,,,,main_func_main_func_Pipeline_VITIS_LOOP_22_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_main_func_Pipeline_VITIS_LOOP_30_4.v,1713542607,systemVerilog,,,,main_func_main_func_Pipeline_VITIS_LOOP_30_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_mem_m_axi.v,1713542608,systemVerilog,,,,main_func_mem_m_axi;main_func_mem_m_axi_burst_converter;main_func_mem_m_axi_fifo;main_func_mem_m_axi_load;main_func_mem_m_axi_mem;main_func_mem_m_axi_read;main_func_mem_m_axi_reg_slice;main_func_mem_m_axi_srl;main_func_mem_m_axi_store;main_func_mem_m_axi_throttle;main_func_mem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/main_func_sparsemux_11_3_16_1_1.v,1713542607,systemVerilog,,,,main_func_sparsemux_11_3_16_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/nodf_module_interface.svh,1713542629,verilog,,,,nodf_module_intf,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/nodf_module_monitor.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/sample_agent.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/sample_manager.svh,1713542629,verilog,,,,,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/upc_loop_interface.svh,1713542629,verilog,,,,upc_loop_intf,,,,,,,,
F:/vivado_projects/EE4951_TaWork/wider_bus_fp/solution1/sim/verilog/upc_loop_monitor.svh,1713542629,verilog,,,,,,,,,,,,
