# MIPS32_CPU_verilog
5-stage pipelined MIPS32 CPU written in Verilog with testbench and GTKWave simulation.
