-- generated by newgenasym Fri Dec 24 15:52:17 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bga2771 is
    port (    
	GND:       IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	RFIN:      IN     STD_LOGIC;    
	RFOUT:     OUT    STD_LOGIC;    
	VS:        IN     STD_LOGIC);
end bga2771;
