--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 617 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.831ns.
--------------------------------------------------------------------------------
Slack:                  15.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C6      net (fanout=2)        0.150   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (1.312ns logic, 3.484ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  15.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.312 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.C2       net (fanout=5)        0.740   temp/N2
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X9Y24.D1       net (fanout=4)        0.723   temp/_n00891
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.367ns logic, 3.276ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_0 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.617 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_0 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.430   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_0
    SLICE_X13Y26.D3      net (fanout=3)        0.796   temp/M_rst_ctr_q[0]
    SLICE_X13Y26.D       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C2      net (fanout=2)        0.518   temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (1.317ns logic, 3.109ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  15.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_1 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.411ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.617 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_1 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.BQ      Tcko                  0.430   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_1
    SLICE_X13Y26.D2      net (fanout=3)        0.781   temp/M_rst_ctr_q[1]
    SLICE_X13Y26.D       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C2      net (fanout=2)        0.518   temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.411ns (1.317ns logic, 3.094ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  15.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.382ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.312 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y24.B3       net (fanout=5)        0.668   temp/N2
    SLICE_X9Y24.B        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1
    SLICE_X9Y24.D2       net (fanout=6)        0.534   temp/_n0109_inv1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (1.367ns logic, 3.015ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  15.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y25.C1      net (fanout=12)       0.957   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y25.CLK     Tas                   0.373   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_2_rstpot
                                                       temp/M_rst_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (1.316ns logic, 3.023ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  15.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q_1 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.338ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q_1 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q_1
    SLICE_X9Y24.C1       net (fanout=1)        0.707   temp/M_state_q_1
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.C2       net (fanout=5)        0.740   temp/N2
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X9Y24.D1       net (fanout=4)        0.723   temp/_n00891
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (1.321ns logic, 3.017ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  15.762ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.155ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y26.C1      net (fanout=12)       0.773   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y26.CLK     Tas                   0.373   temp/M_rst_ctr_q[7]
                                                       temp/M_rst_ctr_q_6_rstpot
                                                       temp/M_rst_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.155ns (1.316ns logic, 2.839ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  15.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_2 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.617 - 0.614)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_2 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.CQ      Tcko                  0.430   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_2
    SLICE_X13Y26.D4      net (fanout=3)        0.543   temp/M_rst_ctr_q[2]
    SLICE_X13Y26.D       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C2      net (fanout=2)        0.518   temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.317ns logic, 2.856ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_10 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.110ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.617 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_10 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CQ      Tcko                  0.430   temp/M_rst_ctr_q[10]
                                                       temp/M_rst_ctr_q_10
    SLICE_X13Y26.D5      net (fanout=3)        0.480   temp/M_rst_ctr_q[10]
    SLICE_X13Y26.D       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C2      net (fanout=2)        0.518   temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.110ns (1.317ns logic, 2.793ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_1 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.059ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.312 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_1 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.AQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_1
    SLICE_X9Y25.D3       net (fanout=11)       0.964   temp/M_ctr_q[1]
    SLICE_X9Y25.D        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n0109_inv1_SW1
    SLICE_X9Y25.C6       net (fanout=4)        0.158   temp/N4
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X9Y24.D1       net (fanout=4)        0.723   temp/_n00891
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.367ns logic, 2.692ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q_1 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q_1 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.BQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q_1
    SLICE_X9Y24.C1       net (fanout=1)        0.707   temp/M_state_q_1
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y24.B3       net (fanout=5)        0.668   temp/N2
    SLICE_X9Y24.B        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1
    SLICE_X9Y24.D2       net (fanout=6)        0.534   temp/_n0109_inv1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.321ns logic, 2.756ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_5 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.076ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_5 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.BQ      Tcko                  0.430   temp/M_rst_ctr_q[7]
                                                       temp/M_rst_ctr_q_5
    SLICE_X12Y26.D1      net (fanout=3)        0.819   temp/M_rst_ctr_q[5]
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C6      net (fanout=2)        0.150   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.076ns (1.312ns logic, 2.764ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_pixel_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_pixel_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.C2       net (fanout=5)        0.740   temp/N2
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X10Y22.B4      net (fanout=4)        0.984   temp/_n00891
    SLICE_X10Y22.CLK     Tas                   0.349   temp/M_pixel_ctr_q[3]
                                                       temp/M_pixel_ctr_q_2_rstpot
                                                       temp/M_pixel_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.343ns logic, 2.690ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y25.B4      net (fanout=12)       0.622   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y25.CLK     Tas                   0.373   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_1_rstpot
                                                       temp/M_rst_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.004ns (1.316ns logic, 2.688ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y26.B3      net (fanout=12)       0.623   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y26.CLK     Tas                   0.373   temp/M_rst_ctr_q[7]
                                                       temp/M_rst_ctr_q_5_rstpot
                                                       temp/M_rst_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (1.316ns logic, 2.689ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_7 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_7 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y26.DQ      Tcko                  0.430   temp/M_rst_ctr_q[7]
                                                       temp/M_rst_ctr_q_7
    SLICE_X12Y26.D2      net (fanout=3)        0.787   temp/M_rst_ctr_q[7]
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C6      net (fanout=2)        0.150   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.312ns logic, 2.732ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  15.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 3)
  Clock Path Skew:      -0.048ns (0.593 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y26.A3      net (fanout=12)       0.612   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y26.CLK     Tas                   0.373   temp/M_rst_ctr_q[7]
                                                       temp/M_rst_ctr_q_4_rstpot
                                                       temp/M_rst_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.316ns logic, 2.678ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y25.A4      net (fanout=12)       0.568   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y25.CLK     Tas                   0.373   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_0_rstpot
                                                       temp/M_rst_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.316ns logic, 2.634ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.950ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.595 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y27.A4      net (fanout=12)       0.568   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y27.CLK     Tas                   0.373   temp/M_rst_ctr_q[10]
                                                       temp/M_rst_ctr_q_8_rstpot
                                                       temp/M_rst_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.950ns (1.316ns logic, 2.634ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_rst_ctr_q_11 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.001ns (0.617 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_rst_ctr_q_11 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.430   temp/M_rst_ctr_q[11]
                                                       temp/M_rst_ctr_q_11
    SLICE_X13Y26.D6      net (fanout=3)        0.360   temp/M_rst_ctr_q[11]
    SLICE_X13Y26.D       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C2      net (fanout=2)        0.518   temp/Mcount_M_rst_ctr_q_val12
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.317ns logic, 2.673ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  15.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_pixel_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_pixel_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.C2       net (fanout=5)        0.740   temp/N2
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X10Y22.C5      net (fanout=4)        0.907   temp/_n00891
    SLICE_X10Y22.CLK     Tas                   0.349   temp/M_pixel_ctr_q[3]
                                                       temp/M_pixel_ctr_q_3_rstpot
                                                       temp/M_pixel_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (1.343ns logic, 2.613ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_pixel_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.313 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_pixel_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.C2       net (fanout=5)        0.740   temp/N2
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X11Y22.C5      net (fanout=4)        0.882   temp/_n00891
    SLICE_X11Y22.CLK     Tas                   0.373   temp/M_pixel_ctr_q[1]
                                                       temp/M_pixel_ctr_q_1_rstpot
                                                       temp/M_pixel_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (1.367ns logic, 2.588ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C6      net (fanout=2)        0.150   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X12Y26.C       Tilo                  0.255   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val13
    SLICE_X9Y24.D5       net (fanout=1)        0.948   temp/Mcount_M_rst_ctr_q_val1
    SLICE_X9Y24.CLK      Tas                   0.373   temp/M_state_q
                                                       temp/M_state_q_glue_set
                                                       temp/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.312ns logic, 2.637ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.590 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y25.D5      net (fanout=12)       0.504   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y25.CLK     Tas                   0.373   temp/M_rst_ctr_q[3]
                                                       temp/M_rst_ctr_q_3_rstpot
                                                       temp/M_rst_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.316ns logic, 2.570ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.595 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y27.B5      net (fanout=12)       0.505   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y27.CLK     Tas                   0.373   temp/M_rst_ctr_q[10]
                                                       temp/M_rst_ctr_q_9_rstpot
                                                       temp/M_rst_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (1.316ns logic, 2.571ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_bit_ctr_q_3 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_bit_ctr_q_3 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.DQ       Tcko                  0.525   temp/M_bit_ctr_q[3]
                                                       temp/M_bit_ctr_q_3
    SLICE_X9Y25.D2       net (fanout=3)        0.750   temp/M_bit_ctr_q[3]
    SLICE_X9Y25.D        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n0109_inv1_SW1
    SLICE_X9Y25.C6       net (fanout=4)        0.158   temp/N4
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X9Y24.D1       net (fanout=4)        0.723   temp/_n00891
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.416ns logic, 2.478ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_bit_ctr_q_1 (FF)
  Destination:          temp/M_state_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_bit_ctr_q_1 to temp/M_state_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y25.BQ       Tcko                  0.525   temp/M_bit_ctr_q[3]
                                                       temp/M_bit_ctr_q_1
    SLICE_X9Y25.D1       net (fanout=5)        0.746   temp/M_bit_ctr_q[1]
    SLICE_X9Y25.D        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n0109_inv1_SW1
    SLICE_X9Y25.C6       net (fanout=4)        0.158   temp/N4
    SLICE_X9Y25.C        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/_n008911
    SLICE_X9Y24.D1       net (fanout=4)        0.723   temp/_n00891
    SLICE_X9Y24.D        Tilo                  0.259   temp/M_state_q
                                                       temp/M_state_q_glue_set
    SLICE_X9Y24.BX       net (fanout=1)        0.847   temp/M_state_q_glue_set
    SLICE_X9Y24.CLK      Tdick                 0.114   temp/M_state_q
                                                       temp/M_state_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.890ns (1.416ns logic, 2.474ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_state_q (FF)
  Destination:          temp/M_rst_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.595 - 0.641)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_state_q to temp/M_rst_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y24.DQ       Tcko                  0.430   temp/M_state_q
                                                       temp/M_state_q
    SLICE_X12Y26.D3      net (fanout=23)       1.539   temp/M_state_q
    SLICE_X12Y26.D       Tilo                  0.254   temp/Mcount_M_rst_ctr_q_val11
                                                       temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C1      net (fanout=2)        0.527   temp/Mcount_M_rst_ctr_q_val11
    SLICE_X13Y26.C       Tilo                  0.259   temp/M_rst_ctr_q[11]
                                                       temp/Mcount_M_rst_ctr_q_val2
    SLICE_X15Y27.C5      net (fanout=12)       0.471   temp/Mcount_M_rst_ctr_q_val
    SLICE_X15Y27.CLK     Tas                   0.373   temp/M_rst_ctr_q[10]
                                                       temp/M_rst_ctr_q_10_rstpot
                                                       temp/M_rst_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (1.316ns logic, 2.537ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  16.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temp/M_ctr_q_0 (FF)
  Destination:          temp/M_bit_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.845ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.314 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temp/M_ctr_q_0 to temp/M_bit_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.CQ       Tcko                  0.476   temp/M_ctr_q[0]
                                                       temp/M_ctr_q_0
    SLICE_X9Y24.C6       net (fanout=11)       0.966   temp/M_ctr_q[0]
    SLICE_X9Y24.C        Tilo                  0.259   temp/M_state_q
                                                       temp/_n0109_inv1_SW0
    SLICE_X9Y25.B4       net (fanout=5)        0.562   temp/N2
    SLICE_X9Y25.B        Tilo                  0.259   temp/M_bit_ctr_q[4]
                                                       temp/Mcount_M_bit_ctr_q_val1
    SLICE_X9Y25.A2       net (fanout=5)        0.950   temp/Mcount_M_bit_ctr_q_val
    SLICE_X9Y25.CLK      Tas                   0.373   temp/M_bit_ctr_q[4]
                                                       temp/M_bit_ctr_q_4_rstpot
                                                       temp/M_bit_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.845ns (1.367ns logic, 2.478ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_ctr_q[4]/CLK
  Logical resource: temp/M_ctr_q_2/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_ctr_q[4]/CLK
  Logical resource: temp/M_ctr_q_3/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_ctr_q[4]/CLK
  Logical resource: temp/M_ctr_q_4/CK
  Location pin: SLICE_X8Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_ctr_q[5]/CLK
  Logical resource: temp/M_ctr_q_5/CK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_bit_ctr_q[3]/CLK
  Logical resource: temp/M_bit_ctr_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_bit_ctr_q[3]/CLK
  Logical resource: temp/M_bit_ctr_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_bit_ctr_q[3]/CLK
  Logical resource: temp/M_bit_ctr_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: temp/M_bit_ctr_q[3]/CLK
  Logical resource: temp/M_bit_ctr_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: temp/M_ctr_q[0]/CLK
  Logical resource: temp/M_ctr_q_1/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: temp/M_ctr_q[0]/CLK
  Logical resource: temp/M_ctr_q_0/CK
  Location pin: SLICE_X6Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: temp/M_pixel_ctr_q[3]/CLK
  Logical resource: temp/M_pixel_ctr_q_2/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: temp/M_pixel_ctr_q[3]/CLK
  Logical resource: temp/M_pixel_ctr_q_3/CK
  Location pin: SLICE_X10Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_state_q/CLK
  Logical resource: temp/M_state_q_1/CK
  Location pin: SLICE_X9Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_state_q/CLK
  Logical resource: temp/M_state_q/CK
  Location pin: SLICE_X9Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_bit_ctr_q[4]/CLK
  Logical resource: temp/M_bit_ctr_q_4/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_pixel_ctr_q[1]/CLK
  Logical resource: temp/M_pixel_ctr_q_0/CK
  Location pin: SLICE_X11Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_pixel_ctr_q[1]/CLK
  Logical resource: temp/M_pixel_ctr_q_1/CK
  Location pin: SLICE_X11Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[11]/CLK
  Logical resource: temp/M_rst_ctr_q_11/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[3]/CLK
  Logical resource: temp/M_rst_ctr_q_0/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[3]/CLK
  Logical resource: temp/M_rst_ctr_q_1/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[3]/CLK
  Logical resource: temp/M_rst_ctr_q_2/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[3]/CLK
  Logical resource: temp/M_rst_ctr_q_3/CK
  Location pin: SLICE_X15Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[7]/CLK
  Logical resource: temp/M_rst_ctr_q_4/CK
  Location pin: SLICE_X15Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[7]/CLK
  Logical resource: temp/M_rst_ctr_q_5/CK
  Location pin: SLICE_X15Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[7]/CLK
  Logical resource: temp/M_rst_ctr_q_6/CK
  Location pin: SLICE_X15Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[7]/CLK
  Logical resource: temp/M_rst_ctr_q_7/CK
  Location pin: SLICE_X15Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[10]/CLK
  Logical resource: temp/M_rst_ctr_q_8/CK
  Location pin: SLICE_X15Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[10]/CLK
  Logical resource: temp/M_rst_ctr_q_9/CK
  Location pin: SLICE_X15Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: temp/M_rst_ctr_q[10]/CLK
  Logical resource: temp/M_rst_ctr_q_10/CK
  Location pin: SLICE_X15Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.831|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 617 paths, 0 nets, and 246 connections

Design statistics:
   Minimum period:   4.831ns{1}   (Maximum frequency: 206.996MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 19:26:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



