{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497951972 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/ball_move.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/ball_move.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497951972 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/game_controller.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/game_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497951972 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/hit.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/hit.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497951972 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/random.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/random.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497951972 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1545497951972 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952157 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/ball_move.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/ball_move.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952157 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/game_controller.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/game_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952157 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/hit.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/hit.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952157 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/random.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/random.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952157 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1545497952157 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/ball_move.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/ball_move.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/game_controller.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/game_controller.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/hit.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/hit.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952235 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/LAB_Hashmal/Lab1Demo/random.sv " "Source file: C:/LAB_Hashmal/Lab1Demo/random.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1545497952235 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1545497952235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545497952872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545497952877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 18:59:12 2018 " "Processing started: Sat Dec 22 18:59:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545497952877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497952877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497952877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545497953502 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 game_over_object.sv(143) " "Verilog HDL Attribute warning at game_over_object.sv(143): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "game_over_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_over_object.sv" 143 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_over_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_over_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_object " "Found entity 1: game_over_object" {  } { { "game_over_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_over_object.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/hexss.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/down_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 goal_object.sv(124) " "Verilog HDL Attribute warning at goal_object.sv(124): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "goal_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goal_object.sv" 124 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goal_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file goal_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goal_object " "Found entity 1: goal_object" {  } { { "goal_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goal_object.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 double_ball_object.sv(42) " "Verilog HDL Attribute warning at double_ball_object.sv(42): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "double_ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv" 42 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_ball_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file double_ball_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 double_ball_object " "Found entity 1: double_ball_object" {  } { { "double_ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqcontrol_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file freqcontrol_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqcontrol " "Found entity 1: freqcontrol" {  } { { "freqcontrol_bb.v" "" { Text "C:/LAB_Hashmal/Lab1Demo/freqcontrol_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(38) " "Verilog HDL information at lpf.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "lpf.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/lpf.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.sv 1 1 " "Found 1 design units, including 1 entities, in source file lpf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/lpf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbd_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbd_interface " "Found entity 1: kbd_interface" {  } { { "kbd_interface.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 kbd_cmd_decoder.sv(25) " "Verilog HDL Expression warning at kbd_cmd_decoder.sv(25): truncated literal to match 9 bits" {  } { { "kbd_cmd_decoder.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 kbd_cmd_decoder.sv(26) " "Verilog HDL Expression warning at kbd_cmd_decoder.sv(26): truncated literal to match 9 bits" {  } { { "kbd_cmd_decoder.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_cmd_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file kbd_cmd_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kbd_cmd_decoder " "Found entity 1: kbd_cmd_decoder" {  } { { "kbd_cmd_decoder.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_cmd_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(87) " "Verilog HDL information at byterec.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "byterec.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/byterec.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.sv 1 1 " "Found 1 design units, including 1 entities, in source file byterec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/byterec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(54) " "Verilog HDL information at bitrec.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "bitrec.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/bitrec.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitrec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/bitrec.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_kbd_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_kbd_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMO " "Found entity 1: TOP_KBD_DEMO" {  } { { "TOP_KBD_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_KBD_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/top_vga_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_VGA_DEMO " "Found entity 1: TOP_VGA_DEMO" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/SinTable.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/volume_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/volume_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 volume_counter " "Found entity 1: volume_counter" {  } { { "RTL/MSS/volume_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/volume_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/prescaler.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/addr_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "RTL/VGA/objects_mux.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/objects_mux.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/back_ground_draw.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_lab1_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_lab1_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_Lab1_DEMO " "Found entity 1: TOP_Lab1_DEMO" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 player_object.sv(124) " "Verilog HDL Attribute warning at player_object.sv(124): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 124 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 player_object.sv(125) " "Verilog HDL Attribute warning at player_object.sv(125): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 125 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 player_object.sv(126) " "Verilog HDL Attribute warning at player_object.sv(126): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 126 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_object " "Found entity 1: player_object" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player_move.sv(32) " "Verilog HDL information at player_move.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/player_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/player_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_move " "Found entity 1: player_move" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964894 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ball_object.sv(89) " "Verilog HDL Attribute warning at ball_object.sv(89): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 89 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ball_object.sv(90) " "Verilog HDL Attribute warning at ball_object.sv(90): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 90 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 ball_object.sv(91) " "Verilog HDL Attribute warning at ball_object.sv(91): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 91 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball_move.sv(38) " "Verilog HDL information at ball_move.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE game_controller.sv(12) " "Verilog HDL Declaration information at game_controller.sv(12): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "goal GOAL game_controller.sv(7) " "Verilog HDL Declaration information at game_controller.sv(7): object \"goal\" differs only in case from object \"GOAL\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "double_ball DOUBLE_BALL game_controller.sv(9) " "Verilog HDL Declaration information at game_controller.sv(9): object \"double_ball\" differs only in case from object \"DOUBLE_BALL\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "game_over GAME_OVER game_controller.sv(8) " "Verilog HDL Declaration information at game_controller.sv(8): object \"game_over\" differs only in case from object \"GAME_OVER\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hit " "Found entity 1: hit" {  } { { "hit.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/hit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "keep 1 gate_object.sv(309) " "Verilog HDL Attribute warning at gate_object.sv(309): synthesis attribute \"keep\" with value \"1\" has no object and is ignored" {  } { { "gate_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/gate_object.sv" 309 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gate_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file gate_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gate_object " "Found entity 1: gate_object" {  } { { "gate_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/gate_object.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.sv 1 1 " "Found 1 design units, including 1 entities, in source file random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goals_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file goals_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 goals_counter " "Found entity 1: goals_counter" {  } { { "goals_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goals_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_counter " "Found entity 1: time_counter" {  } { { "time_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/time_counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "one_sec_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_sec_counter_sound.sv 1 1 " "Found 1 design units, including 1 entities, in source file one_sec_counter_sound.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter_sound " "Found entity 1: one_sec_counter_sound" {  } { { "one_sec_counter_sound.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497964925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "volume_counter volume_counter.sv(18) " "Verilog HDL Parameter Declaration warning at volume_counter.sv(18): Parameter Declaration in module \"volume_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "RTL/MSS/volume_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/volume_counter.sv" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1545497964925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_Lab1_DEMO " "Elaborating entity \"TOP_Lab1_DEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545497965006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_VGA_DEMO TOP_VGA_DEMO:inst4 " "Elaborating entity \"TOP_VGA_DEMO\" for hierarchy \"TOP_VGA_DEMO:inst4\"" {  } { { "TOP_Lab1_DEMO.bdf" "inst4" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 192 1056 1296 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "VGA_controller" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1072 264 480 1312 "VGA_controller" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NUMBER_FRAMES VGA_Controller.sv(46) " "Verilog HDL or VHDL warning at VGA_Controller.sv(46): object \"NUMBER_FRAMES\" assigned a value but never read" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965044 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Controller.sv(56) " "Verilog HDL assignment warning at VGA_Controller.sv(56): truncated value with size 32 to match size of target (22)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965044 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965044 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(60) " "Verilog HDL assignment warning at VGA_Controller.sv(60): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/VGA_Controller.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965044 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux TOP_VGA_DEMO:inst4\|objects_mux:inst6 " "Elaborating entity \"objects_mux\" for hierarchy \"TOP_VGA_DEMO:inst4\|objects_mux:inst6\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst6" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1072 -168 144 1472 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_object TOP_VGA_DEMO:inst4\|ball_object:ball_draw " "Elaborating entity \"ball_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|ball_object:ball_draw\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "ball_draw" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 424 1008 1264 600 "ball_draw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965075 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit ball_object.sv(91) " "Verilog HDL or VHDL warning at ball_object.sv(91): object \"mask_bit\" assigned a value but never read" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965075 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_object:ball_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_object.sv(106) " "Verilog HDL assignment warning at ball_object.sv(106): truncated value with size 32 to match size of target (1)" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965075 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_object:ball_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ball_object.sv(107) " "Verilog HDL assignment warning at ball_object.sv(107): truncated value with size 32 to match size of target (1)" {  } { { "ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_object.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965075 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_object:ball_draw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_move TOP_VGA_DEMO:inst4\|ball_move:ball1 " "Elaborating entity \"ball_move\" for hierarchy \"TOP_VGA_DEMO:inst4\|ball_move:ball1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "ball1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 488 520 744 728 "ball1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(42) " "Verilog HDL assignment warning at ball_move.sv(42): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965133 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(43) " "Verilog HDL assignment warning at ball_move.sv(43): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965133 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(55) " "Verilog HDL assignment warning at ball_move.sv(55): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965133 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(56) " "Verilog HDL assignment warning at ball_move.sv(56): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965133 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(66) " "Verilog HDL assignment warning at ball_move.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(70) " "Verilog HDL assignment warning at ball_move.sv(70): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(81) " "Verilog HDL assignment warning at ball_move.sv(81): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(82) " "Verilog HDL assignment warning at ball_move.sv(82): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(87) " "Verilog HDL assignment warning at ball_move.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(88) " "Verilog HDL assignment warning at ball_move.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(96) " "Verilog HDL assignment warning at ball_move.sv(96): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(97) " "Verilog HDL assignment warning at ball_move.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(102) " "Verilog HDL assignment warning at ball_move.sv(102): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(103) " "Verilog HDL assignment warning at ball_move.sv(103): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(114) " "Verilog HDL assignment warning at ball_move.sv(114): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(119) " "Verilog HDL assignment warning at ball_move.sv(119): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(124) " "Verilog HDL assignment warning at ball_move.sv(124): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(129) " "Verilog HDL assignment warning at ball_move.sv(129): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(134) " "Verilog HDL assignment warning at ball_move.sv(134): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ball_move.sv(135) " "Verilog HDL assignment warning at ball_move.sv(135): truncated value with size 32 to match size of target (11)" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965144 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit TOP_VGA_DEMO:inst4\|hit:hit1 " "Elaborating entity \"hit\" for hierarchy \"TOP_VGA_DEMO:inst4\|hit:hit1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "hit1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 256 -168 72 528 "hit1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_object TOP_VGA_DEMO:inst4\|player_object:player1_object " "Elaborating entity \"player_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|player_object:player1_object\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "player1_object" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 224 1008 1264 400 "player1_object" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit player_object.sv(126) " "Verilog HDL or VHDL warning at player_object.sv(126): object \"mask_bit\" assigned a value but never read" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965222 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TwoPlayers player_object.sv(139) " "Verilog HDL or VHDL warning at player_object.sv(139): object \"TwoPlayers\" assigned a value but never read" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965222 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(174) " "Verilog HDL assignment warning at player_object.sv(174): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965237 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(182) " "Verilog HDL assignment warning at player_object.sv(182): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965237 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(191) " "Verilog HDL assignment warning at player_object.sv(191): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965237 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(207) " "Verilog HDL assignment warning at player_object.sv(207): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965237 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(212) " "Verilog HDL assignment warning at player_object.sv(212): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965237 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player1_object"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player1_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player1_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player2_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player2_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_move TOP_VGA_DEMO:inst4\|player_move:player1_move " "Elaborating entity \"player_move\" for hierarchy \"TOP_VGA_DEMO:inst4\|player_move:player1_move\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "player1_move" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 288 512 744 432 "player1_move" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t player_move.sv(23) " "Verilog HDL or VHDL warning at player_move.sv(23): object \"t\" assigned a value but never read" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(45) " "Verilog HDL assignment warning at player_move.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(47) " "Verilog HDL assignment warning at player_move.sv(47): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ObjectStartX player_move.sv(32) " "Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable \"ObjectStartX\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ObjectStartY player_move.sv(32) " "Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable \"ObjectStartY\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY\[0\] player_move.sv(32) " "Inferred latch for \"ObjectStartY\[0\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[0\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[0\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[1\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[1\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[2\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[2\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[3\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[3\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[4\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[4\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[5\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[5\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[6\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[6\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[7\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[7\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[8\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[8\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[9\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[9\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[10\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[10\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player1_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_object TOP_VGA_DEMO:inst4\|player_object:player2_object " "Elaborating entity \"player_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|player_object:player2_object\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "player2_object" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { -32 1016 1272 144 "player2_object" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit player_object.sv(126) " "Verilog HDL or VHDL warning at player_object.sv(126): object \"mask_bit\" assigned a value but never read" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965422 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TwoPlayers player_object.sv(139) " "Verilog HDL or VHDL warning at player_object.sv(139): object \"TwoPlayers\" assigned a value but never read" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965422 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(174) " "Verilog HDL assignment warning at player_object.sv(174): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965438 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(182) " "Verilog HDL assignment warning at player_object.sv(182): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965438 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(191) " "Verilog HDL assignment warning at player_object.sv(191): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965438 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(207) " "Verilog HDL assignment warning at player_object.sv(207): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965438 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_object.sv(212) " "Verilog HDL assignment warning at player_object.sv(212): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_object.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965438 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_object:player2_object"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player1_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player1_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965645 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "player2_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"player2_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_move TOP_VGA_DEMO:inst4\|player_move:player2_move " "Elaborating entity \"player_move\" for hierarchy \"TOP_VGA_DEMO:inst4\|player_move:player2_move\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "player2_move" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 32 528 760 176 "player2_move" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t player_move.sv(23) " "Verilog HDL or VHDL warning at player_move.sv(23): object \"t\" assigned a value but never read" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(45) " "Verilog HDL assignment warning at player_move.sv(45): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 player_move.sv(47) " "Verilog HDL assignment warning at player_move.sv(47): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ObjectStartX player_move.sv(32) " "Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable \"ObjectStartX\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ObjectStartY player_move.sv(32) " "Verilog HDL Always Construct warning at player_move.sv(32): inferring latch(es) for variable \"ObjectStartY\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY\[0\] player_move.sv(32) " "Inferred latch for \"ObjectStartY\[0\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[0\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[0\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[1\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[1\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[2\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[2\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[3\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[3\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[4\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[4\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[5\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[5\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[6\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[6\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[7\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[7\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[8\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[8\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[9\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[9\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX\[10\] player_move.sv(32) " "Inferred latch for \"ObjectStartX\[10\]\" at player_move.sv(32)" {  } { { "RTL/VGA/player_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/player_move.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|player_move:player2_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_ball_object TOP_VGA_DEMO:inst4\|double_ball_object:inst11 " "Elaborating entity \"double_ball_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|double_ball_object:inst11\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst11" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 288 1456 1704 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit double_ball_object.sv(43) " "Verilog HDL or VHDL warning at double_ball_object.sv(43): object \"mask_bit\" assigned a value but never read" {  } { { "double_ball_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/double_ball_object.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965676 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|double_ball_object:inst11"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497965723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller TOP_VGA_DEMO:inst4\|game_controller:inst1 " "Elaborating entity \"game_controller\" for hierarchy \"TOP_VGA_DEMO:inst4\|game_controller:inst1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 848 -120 96 1024 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_frame game_controller.sv(23) " "Verilog HDL or VHDL warning at game_controller.sv(23): object \"x_frame\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965739 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_frame game_controller.sv(24) " "Verilog HDL or VHDL warning at game_controller.sv(24): object \"y_frame\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_controller.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965739 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_controller:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random TOP_VGA_DEMO:inst4\|random:random2 " "Elaborating entity \"random\" for hierarchy \"TOP_VGA_DEMO:inst4\|random:random2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "random2" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1672 24 216 1784 "random2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(46) " "Verilog HDL assignment warning at random.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(49) " "Verilog HDL assignment warning at random.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(52) " "Verilog HDL assignment warning at random.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(55) " "Verilog HDL assignment warning at random.sv(55): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(58) " "Verilog HDL assignment warning at random.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(61) " "Verilog HDL assignment warning at random.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(64) " "Verilog HDL assignment warning at random.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(65) " "Verilog HDL assignment warning at random.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(68) " "Verilog HDL assignment warning at random.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(69) " "Verilog HDL assignment warning at random.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_object TOP_VGA_DEMO:inst4\|gate_object:gate1 " "Elaborating entity \"gate_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|gate_object:gate1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "gate1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 440 1456 1704 552 "gate1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497965745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit gate_object.sv(310) " "Verilog HDL or VHDL warning at gate_object.sv(310): object \"mask_bit\" assigned a value but never read" {  } { { "gate_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/gate_object.sv" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497965761 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497966293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gate_object TOP_VGA_DEMO:inst4\|gate_object:gate2 " "Elaborating entity \"gate_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|gate_object:gate2\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "gate2" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 560 1456 1704 672 "gate2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit gate_object.sv(310) " "Verilog HDL or VHDL warning at gate_object.sv(310): object \"mask_bit\" assigned a value but never read" {  } { { "gate_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/gate_object.sv" 310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497966309 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|gate_object:gate2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1545497966921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_counter TOP_VGA_DEMO:inst4\|time_counter:inst16 " "Elaborating entity \"time_counter\" for hierarchy \"TOP_VGA_DEMO:inst4\|time_counter:inst16\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst16" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1504 1336 1536 1648 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 time_counter.sv(20) " "Verilog HDL assignment warning at time_counter.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "time_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/time_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966939 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter TOP_VGA_DEMO:inst4\|time_counter:inst16\|down_counter:lowc " "Elaborating entity \"down_counter\" for hierarchy \"TOP_VGA_DEMO:inst4\|time_counter:inst16\|down_counter:lowc\"" {  } { { "time_counter.sv" "lowc" { Text "C:/LAB_Hashmal/Lab1Demo/time_counter.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 down_counter.sv(37) " "Verilog HDL assignment warning at down_counter.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "down_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/down_counter.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966939 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 down_counter.sv(44) " "Verilog HDL assignment warning at down_counter.sv(44): truncated value with size 32 to match size of target (1)" {  } { { "down_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/down_counter.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966939 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|time_counter:inst16|down_counter:lowc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter TOP_VGA_DEMO:inst4\|one_sec_counter:one_sec1 " "Elaborating entity \"one_sec_counter\" for hierarchy \"TOP_VGA_DEMO:inst4\|one_sec_counter:one_sec1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "one_sec1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1632 1008 1168 1712 "one_sec1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goals_counter TOP_VGA_DEMO:inst4\|goals_counter:inst20 " "Elaborating entity \"goals_counter\" for hierarchy \"TOP_VGA_DEMO:inst4\|goals_counter:inst20\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst20" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1336 1160 1368 1480 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 goals_counter.sv(57) " "Verilog HDL assignment warning at goals_counter.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "goals_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goals_counter.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966949 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goals_counter TOP_VGA_DEMO:inst4\|goals_counter:inst19 " "Elaborating entity \"goals_counter\" for hierarchy \"TOP_VGA_DEMO:inst4\|goals_counter:inst19\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst19" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1144 1160 1368 1288 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 goals_counter.sv(40) " "Verilog HDL assignment warning at goals_counter.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "goals_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goals_counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966972 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goals_counter:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random TOP_VGA_DEMO:inst4\|random:random1 " "Elaborating entity \"random\" for hierarchy \"TOP_VGA_DEMO:inst4\|random:random1\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "random1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1512 16 208 1624 "random1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random.sv(27) " "Verilog HDL assignment warning at random.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(46) " "Verilog HDL assignment warning at random.sv(46): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(49) " "Verilog HDL assignment warning at random.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(52) " "Verilog HDL assignment warning at random.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(55) " "Verilog HDL assignment warning at random.sv(55): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(58) " "Verilog HDL assignment warning at random.sv(58): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(61) " "Verilog HDL assignment warning at random.sv(61): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966981 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(64) " "Verilog HDL assignment warning at random.sv(64): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(65) " "Verilog HDL assignment warning at random.sv(65): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(68) " "Verilog HDL assignment warning at random.sv(68): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 random.sv(69) " "Verilog HDL assignment warning at random.sv(69): truncated value with size 32 to match size of target (3)" {  } { { "random.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/random.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|random:random1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal_object TOP_VGA_DEMO:inst4\|goal_object:inst5 " "Elaborating entity \"goal_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|goal_object:inst5\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst5" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 128 1464 1712 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit goal_object.sv(125) " "Verilog HDL or VHDL warning at goal_object.sv(125): object \"mask_bit\" assigned a value but never read" {  } { { "goal_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goal_object.sv" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goal_object:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 goal_object.sv(140) " "Verilog HDL assignment warning at goal_object.sv(140): truncated value with size 32 to match size of target (1)" {  } { { "goal_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goal_object.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goal_object:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 goal_object.sv(141) " "Verilog HDL assignment warning at goal_object.sv(141): truncated value with size 32 to match size of target (1)" {  } { { "goal_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/goal_object.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497966982 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|goal_object:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_object TOP_VGA_DEMO:inst4\|game_over_object:inst31 " "Elaborating entity \"game_over_object\" for hierarchy \"TOP_VGA_DEMO:inst4\|game_over_object:inst31\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst31" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { -32 1472 1720 112 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_bit game_over_object.sv(144) " "Verilog HDL or VHDL warning at game_over_object.sv(144): object \"mask_bit\" assigned a value but never read" {  } { { "game_over_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_over_object.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497967126 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_over_object:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 game_over_object.sv(159) " "Verilog HDL assignment warning at game_over_object.sv(159): truncated value with size 32 to match size of target (1)" {  } { { "game_over_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_over_object.sv" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497967126 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_over_object:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 game_over_object.sv(160) " "Verilog HDL assignment warning at game_over_object.sv(160): truncated value with size 32 to match size of target (1)" {  } { { "game_over_object.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/game_over_object.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497967126 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|game_over_object:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw TOP_VGA_DEMO:inst4\|back_ground_draw:background_draw " "Elaborating entity \"back_ground_draw\" for hierarchy \"TOP_VGA_DEMO:inst4\|back_ground_draw:background_draw\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "background_draw" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 120 -288 -40 232 "background_draw" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_frame back_ground_draw.sv(18) " "Verilog HDL or VHDL warning at back_ground_draw.sv(18): object \"int_frame\" assigned a value but never read" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/back_ground_draw.sv" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545497967312 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|back_ground_draw:background_draw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss TOP_VGA_DEMO:inst4\|hexss:inst13 " "Elaborating entity \"hexss\" for hierarchy \"TOP_VGA_DEMO:inst4\|hexss:inst13\"" {  } { { "RTL/VGA/TOP_VGA_DEMO.bdf" "inst13" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/VGA/TOP_VGA_DEMO.bdf" { { 1352 1464 1640 1464 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_KBD_DEMO TOP_KBD_DEMO:inst " "Elaborating entity \"TOP_KBD_DEMO\" for hierarchy \"TOP_KBD_DEMO:inst\"" {  } { { "TOP_Lab1_DEMO.bdf" "inst" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 256 488 712 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_cmd_decoder TOP_KBD_DEMO:inst\|kbd_cmd_decoder:inst2 " "Elaborating entity \"kbd_cmd_decoder\" for hierarchy \"TOP_KBD_DEMO:inst\|kbd_cmd_decoder:inst2\"" {  } { { "TOP_KBD_DEMO.bdf" "inst2" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_KBD_DEMO.bdf" { { 104 640 880 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbd_interface TOP_KBD_DEMO:inst\|kbd_interface:inst " "Elaborating entity \"kbd_interface\" for hierarchy \"TOP_KBD_DEMO:inst\|kbd_interface:inst\"" {  } { { "TOP_KBD_DEMO.bdf" "inst" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_KBD_DEMO.bdf" { { 136 296 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf TOP_KBD_DEMO:inst\|kbd_interface:inst\|lpf:U1 " "Elaborating entity \"lpf\" for hierarchy \"TOP_KBD_DEMO:inst\|kbd_interface:inst\|lpf:U1\"" {  } { { "kbd_interface.sv" "U1" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec TOP_KBD_DEMO:inst\|kbd_interface:inst\|bitrec:U2 " "Elaborating entity \"bitrec\" for hierarchy \"TOP_KBD_DEMO:inst\|kbd_interface:inst\|bitrec:U2\"" {  } { { "kbd_interface.sv" "U2" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec TOP_KBD_DEMO:inst\|kbd_interface:inst\|byterec:U3 " "Elaborating entity \"byterec\" for hierarchy \"TOP_KBD_DEMO:inst\|kbd_interface:inst\|byterec:U3\"" {  } { { "kbd_interface.sv" "U3" { Text "C:/LAB_Hashmal/Lab1Demo/kbd_interface.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_MSS_DEMO TOP_MSS_DEMO:inst3 " "Elaborating entity \"TOP_MSS_DEMO\" for hierarchy \"TOP_MSS_DEMO:inst3\"" {  } { { "TOP_Lab1_DEMO.bdf" "inst3" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { -40 1096 1344 152 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_controller TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2 " "Elaborating entity \"audio_codec_controller\" for hierarchy \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst2" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 1112 1384 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sintable TOP_MSS_DEMO:inst3\|sintable:inst1 " "Elaborating entity \"sintable\" for hierarchy \"TOP_MSS_DEMO:inst3\|sintable:inst1\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst1" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf" { { 136 648 896 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4096 4080 SinTable.sv(30) " "Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 4096 to match size of target (4080)" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/SinTable.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497967428 "|TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|sintable:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_counter TOP_MSS_DEMO:inst3\|addr_counter:inst9 " "Elaborating entity \"addr_counter\" for hierarchy \"TOP_MSS_DEMO:inst3\|addr_counter:inst9\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst9" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf" { { 344 648 888 456 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 addr_counter.sv(29) " "Verilog HDL assignment warning at addr_counter.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/addr_counter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497967450 "|TOP_Lab1_DEMO|TOP_MSS_DEMO:inst3|addr_counter:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler TOP_MSS_DEMO:inst3\|prescaler:inst3 " "Elaborating entity \"prescaler\" for hierarchy \"TOP_MSS_DEMO:inst3\|prescaler:inst3\"" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "inst3" { Schematic "C:/LAB_Hashmal/Lab1Demo/RTL/MSS/TOP_MSS_DEMO.bdf" { { 440 376 600 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter_sound one_sec_counter_sound:inst1 " "Elaborating entity \"one_sec_counter_sound\" for hierarchy \"one_sec_counter_sound:inst1\"" {  } { { "TOP_Lab1_DEMO.bdf" "inst1" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 112 352 544 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_sec_counter_sound.sv(12) " "Verilog HDL assignment warning at one_sec_counter_sound.sv(12): truncated value with size 32 to match size of target (26)" {  } { { "one_sec_counter_sound.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545497967466 "|TOP_Lab1_DEMO|one_sec_counter_sound:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter_sound one_sec_counter_sound:inst6 " "Elaborating entity \"one_sec_counter_sound\" for hierarchy \"one_sec_counter_sound:inst6\"" {  } { { "TOP_Lab1_DEMO.bdf" "inst6" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 0 352 544 112 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:freq_mux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:freq_mux\"" {  } { { "TOP_Lab1_DEMO.bdf" "freq_mux" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 64 816 928 152 "freq_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:freq_mux " "Elaborated megafunction instantiation \"BUSMUX:freq_mux\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 64 816 928 152 "freq_mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:freq_mux " "Instantiated megafunction \"BUSMUX:freq_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545497967512 ""}  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 64 816 928 152 "freq_mux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545497967512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:freq_mux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:freq_mux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:freq_mux\|lpm_mux:\$00000 BUSMUX:freq_mux " "Elaborated megafunction instantiation \"BUSMUX:freq_mux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:freq_mux\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 64 816 928 152 "freq_mux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9lc " "Found entity 1: mux_9lc" {  } { { "db/mux_9lc.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/mux_9lc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497967609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497967609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9lc BUSMUX:freq_mux\|lpm_mux:\$00000\|mux_9lc:auto_generated " "Elaborating entity \"mux_9lc\" for hierarchy \"BUSMUX:freq_mux\|lpm_mux:\$00000\|mux_9lc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497967610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mb84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mb84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mb84 " "Found entity 1: altsyncram_mb84" {  } { { "db/altsyncram_mb84.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/altsyncram_mb84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497969526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497969526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497969680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497969680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497969780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497969780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497969896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497969896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497969958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497969958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497970012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497970012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19i " "Found entity 1: cntr_19i" {  } { { "db/cntr_19i.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cntr_19i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497970111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497970111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497970163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497970163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497970212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497970212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497970275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497970275 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545497970714 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1545497970835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.12.22.18:59:35 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl " "2018.12.22.18:59:35 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497975330 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497978153 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497978306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497980886 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497981040 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497981195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497981356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497981372 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497981372 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1545497982088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/alt_sld_fab.v" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982527 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545497982589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545497982589 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1545497983478 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 0 " "Ignored assignment(s) for \"sound_flag\[0\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 1 " "Ignored assignment(s) for \"sound_flag\[1\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 2 " "Ignored assignment(s) for \"sound_flag\[2\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 3 " "Ignored assignment(s) for \"sound_flag\[3\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 4 " "Ignored assignment(s) for \"sound_flag\[4\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 5 " "Ignored assignment(s) for \"sound_flag\[5\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 6 " "Ignored assignment(s) for \"sound_flag\[6\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 7 " "Ignored assignment(s) for \"sound_flag\[7\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 8 " "Ignored assignment(s) for \"sound_flag\[8\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 9 " "Ignored assignment(s) for \"sound_flag\[9\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 10 " "Ignored assignment(s) for \"sound_flag\[10\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 11 " "Ignored assignment(s) for \"sound_flag\[11\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 12 " "Ignored assignment(s) for \"sound_flag\[12\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 13 " "Ignored assignment(s) for \"sound_flag\[13\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 14 " "Ignored assignment(s) for \"sound_flag\[14\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 15 " "Ignored assignment(s) for \"sound_flag\[15\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 16 " "Ignored assignment(s) for \"sound_flag\[16\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 17 " "Ignored assignment(s) for \"sound_flag\[17\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 18 " "Ignored assignment(s) for \"sound_flag\[18\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 19 " "Ignored assignment(s) for \"sound_flag\[19\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 20 " "Ignored assignment(s) for \"sound_flag\[20\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 21 " "Ignored assignment(s) for \"sound_flag\[21\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 22 " "Ignored assignment(s) for \"sound_flag\[22\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 23 " "Ignored assignment(s) for \"sound_flag\[23\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 24 " "Ignored assignment(s) for \"sound_flag\[24\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 25 " "Ignored assignment(s) for \"sound_flag\[25\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 26 " "Ignored assignment(s) for \"sound_flag\[26\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 27 " "Ignored assignment(s) for \"sound_flag\[27\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 28 " "Ignored assignment(s) for \"sound_flag\[28\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 29 " "Ignored assignment(s) for \"sound_flag\[29\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 30 " "Ignored assignment(s) for \"sound_flag\[30\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "sound_flag 31 " "Ignored assignment(s) for \"sound_flag\[31\]\" because \"sound_flag\" is not a bus or array" {  } { { "one_sec_counter_sound.sv" "sound_flag" { Text "C:/LAB_Hashmal/Lab1Demo/one_sec_counter_sound.sv" 8 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Analysis & Synthesis" 0 -1 1545498000699 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1545498000765 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545498000917 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545498000917 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\]~5 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[0\]~5\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[9\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[9\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[9\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[9\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[8\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[8\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[8\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[8\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[7\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[7\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[7\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[7\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[6\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[6\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[6\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[6\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[5\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[5\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[5\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[5\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[4\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[4\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[4\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[4\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[3\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[3\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[3\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[3\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[2\] TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[2\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[2\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[2\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball2|directionX[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\]~1 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[1\]~1\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\]~5 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[0\]~5\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[9\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[9\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[9\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[9\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[8\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[8\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[8\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[8\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[7\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[7\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[7\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[7\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[6\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[6\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[6\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[6\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[5\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[5\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[5\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[5\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[4\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[4\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[4\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[4\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[3\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[3\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[3\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[3\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[2\] TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[2\]~_emulated TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9 " "Register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[2\]\" is converted into an equivalent circuit using register \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[2\]~_emulated\" and latch \"TOP_VGA_DEMO:inst4\|ball_move:ball1\|directionX\[10\]~9\"" {  } { { "ball_move.sv" "" { Text "C:/LAB_Hashmal/Lab1Demo/ball_move.sv" 51 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545498000925 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|ball_move:ball1|directionX[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1545498000925 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 0 1384 1560 16 "AUD_ADCLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498006578 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 16 1384 1560 32 "AUD_BCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498006578 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 48 1384 1560 64 "AUD_DACLRCK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498006578 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_I2C_SDAT~synth " "Node \"AUD_I2C_SDAT~synth\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 96 1384 1560 112 "AUD_I2C_SDAT" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498006578 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1545498006578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 344 1384 1560 360 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 280 1384 1560 296 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 264 1384 1560 280 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 264 1384 1560 280 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 264 1384 1560 280 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 264 1384 1560 280 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 264 1384 1560 280 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 248 1384 1560 264 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 248 1384 1560 264 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 248 1384 1560 264 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 248 1384 1560 264 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 248 1384 1560 264 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545498006586 "|TOP_Lab1_DEMO|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545498006586 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545498006827 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "101 " "101 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545498025242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545498025527 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 103 0 0 66 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 103 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 66 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1545498026531 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "142 " "Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right_ack~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right_ack~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right_ack " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right_ack\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right_valid~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right_valid~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right_valid " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right_valid\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[0\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[0\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[1\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[1\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[2\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[2\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[3\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[3\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[4\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[4\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[5\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[5\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[6\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[6\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[7\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[7\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[8\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[8\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[9\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[9\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[10\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[10\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[11\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[11\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[12\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[12\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[13\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[13\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[14\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[14\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[15\]~output " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[15\]~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adcdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|CLOCK_50~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|CLOCK_50~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|CLOCK_50 " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|CLOCK_50\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|resetN~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|resetN~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|resetN " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|resetN\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_left\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[15\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[15\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[15\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[15\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[14\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[14\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[14\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[14\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[13\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[13\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[13\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[13\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[12\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[12\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[12\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[12\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[11\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[11\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[11\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[11\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[10\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[10\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[10\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[10\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[9\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[9\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[9\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[9\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[8\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[8\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[8\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[8\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[7\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[7\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[7\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[6\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[6\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[6\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[5\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[5\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[5\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[4\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[4\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[4\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[3\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[3\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[3\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[2\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[2\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[2\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[1\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[1\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[1\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[0\]~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[0\]~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[0\] " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dacdata_right\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|MICROPHON_ON~input " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|MICROPHON_ON~input\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|MICROPHON_ON " "Removed I/O cell \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|MICROPHON_ON\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026563 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Analysis & Synthesis" 0 -1 1545498026563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545498026653 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545498026653 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "270 " "Optimize away 270 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dac2serial:dac2serial_left_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|dac2serial:dac2serial_right_inst\|DACDATA_ACK\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA_VALID\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|ADCDATA\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff3\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff2\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ena\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[5\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[6\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[7\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[8\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[9\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[10\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[11\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[12\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[13\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[14\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|adcdata_tmp\[15\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1 " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|serial_rdy_50_ff1\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xq\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[4\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[5\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[7\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[4\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[2\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[1\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[6\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[13\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[15\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[12\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[14\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[21\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[23\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[20\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[22\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[29\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[31\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[28\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[30\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode73w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode93w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode63w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[1\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[3\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[0\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|xraddr\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[2\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode83w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode165w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode185w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode155w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[9\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[11\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[8\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[10\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode175w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode256w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode276w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode246w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[17\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[19\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[16\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[18\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode266w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode347w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode367w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode337w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[25\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[27\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[24\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|cells\[26\]\[0\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode357w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_left_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode33w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode53w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode16w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode43w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode125w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode145w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode114w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode135w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode216w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode236w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode205w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode226w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode307w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode327w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode296w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\] " "Node: \"TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|adc2parallel:adc2parallel_right_inst\|synch_fifo:adc_synch_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_8il1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_mpf:auto_generated\|w_anode317w\[3\]\"" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/LAB_Hashmal/Lab1Demo/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498026801 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1545498026801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { -16 696 872 0 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545498027117 "|TOP_Lab1_DEMO|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545498027117 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6262 " "Implemented 6262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545498027133 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545498027133 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545498027133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6142 " "Implemented 6142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545498027133 ""} { "Info" "ICUT_CUT_TM_RAMS" "37 " "Implemented 37 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545498027133 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1545498027133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545498027133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4976 " "Peak virtual memory: 4976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545498027186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 19:00:27 2018 " "Processing ended: Sat Dec 22 19:00:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545498027186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545498027186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545498027186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545498027186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1545498029336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545498029336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 19:00:28 2018 " "Processing started: Sat Dec 22 19:00:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545498029336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1545498029336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1545498029336 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1545498029505 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1545498029505 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1545498029505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1545498029736 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1545498029805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545498029852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1545498029852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1545498030359 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1545498030397 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1545498030760 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1545498030861 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1545498042649 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1069 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1069 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545498042990 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 346 global CLKCTRL_G9 " "TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 with 346 fanout uses global clock CLKCTRL_G9" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1545498042990 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545498042990 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 449 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 449 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1545498042990 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1545498042990 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1545498042990 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0 CLKCTRL_G9 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TOP_MSS_DEMO:inst3\|audio_codec_controller:inst2\|AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G9" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_AF30 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_AF30" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1545498042991 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1545498042991 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1545498042991 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1545498042991 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1545498042991 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498042991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1545498043041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545498043041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1545498043056 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1545498043056 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1545498043056 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1545498043056 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1545498044306 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_Lab1_DEMO " "Entity TOP_Lab1_DEMO" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545498044306 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1545498044306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044337 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498044343 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1545498044343 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Node: TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] is being clocked by TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498044359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545498044359 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 resetN " "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[10\]~9 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498044359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1545498044359 "|TOP_Lab1_DEMO|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1545498044406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1545498044406 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 282.805   clk_audbck " " 282.805   clk_audbck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1545498044406 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1545498044406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1545498044823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1545498044823 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1545498044823 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[0\] " "Node \"ir_key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[1\] " "Node \"ir_key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[2\] " "Node \"ir_key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_key\[3\] " "Node \"ir_key\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_key\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1545498045092 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1545498045092 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498045103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1545498052671 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1545498053523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498085885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1545498119566 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1545498127786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498127786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1545498129859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/LAB_Hashmal/Lab1Demo/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1545498142278 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1545498142278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1545498151322 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1545498151322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498151338 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.08 " "Total time spent on timing analysis during the Fitter is 12.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1545498161584 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545498161663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545498167045 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1545498167055 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1545498173664 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1545498190892 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1545498191378 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 0 1384 1560 16 "AUD_ADCLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/LAB_Hashmal/Lab1Demo/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545498191408 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 16 1384 1560 32 "AUD_BCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/LAB_Hashmal/Lab1Demo/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545498191408 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "TOP_Lab1_DEMO.bdf" "" { Schematic "C:/LAB_Hashmal/Lab1Demo/TOP_Lab1_DEMO.bdf" { { 48 1384 1560 64 "AUD_DACLRCK" "" } } } } { "temporary_test_loc" "" { Generic "C:/LAB_Hashmal/Lab1Demo/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1545498191408 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1545498191408 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/LAB_Hashmal/Lab1Demo/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1545498191783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6372 " "Peak virtual memory: 6372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545498193731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 19:03:13 2018 " "Processing ended: Sat Dec 22 19:03:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545498193731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545498193731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:15 " "Total CPU time (on all processors): 00:05:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545498193731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1545498193731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1545498195637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545498195637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 19:03:15 2018 " "Processing started: Sat Dec 22 19:03:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545498195637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1545498195637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1545498195637 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1545498204909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545498205405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 19:03:25 2018 " "Processing ended: Sat Dec 22 19:03:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545498205405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545498205405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545498205405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1545498205405 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1545498206129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1545498208396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545498208411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 22 19:03:27 2018 " "Processing started: Sat Dec 22 19:03:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545498208411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498208411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498208411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498208581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498209798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498209848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498209848 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210576 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "TOP_Lab1_DEMO " "Entity TOP_Lab1_DEMO" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from **fiforam\|cells** -to **fiforam\|xq**  " "set_false_path -from **fiforam\|cells** -to **fiforam\|xq** " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_gd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_tu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_su8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1545498210732 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|cells** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|cells** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 **fiforam\|xq** clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): **fiforam\|xq** could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210755 ""}  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210755 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/17.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210755 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_Audio.sdc " "Reading SDC File: 'DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210755 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1545498210770 ""}  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" "" { Text "C:/LAB_Hashmal/Lab1Demo/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210770 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Node: TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] is being clocked by TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498210786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210786 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 resetN " "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498210786 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498210786 "|TOP_Lab1_DEMO|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211419 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498211419 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498211434 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545498211588 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.794 " "Worst-case setup slack is -6.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.794             -79.219 clk_audbck  " "   -6.794             -79.219 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.511               0.000 CLOCK_50  " "    4.511               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 CLOCK_50  " "    0.276               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk_audbck  " "    0.296               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.884 " "Worst-case recovery slack is -7.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.884           -1564.285 clk_audbck  " "   -7.884           -1564.285 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.828               0.000 CLOCK_50  " "    8.828               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.973               0.000 altera_reserved_tck  " "   36.973               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clk_audbck  " "    0.427               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 altera_reserved_tck  " "    0.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 CLOCK_50  " "    1.204               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.862 " "Worst-case minimum pulse width slack is 8.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.862               0.000 CLOCK_50  " "    8.862               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.762               0.000 altera_reserved_tck  " "   18.762               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.029               0.000 clk_audbck  " "  140.029               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498211657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211657 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 53 " "Number of Synchronizer Chains Found: 53" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.730 ns " "Worst Case Available Settling Time: 35.730 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498211673 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211673 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498211688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498211735 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498217133 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Node: TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] is being clocked by TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498217456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498217456 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 resetN " "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498217456 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498217456 "|TOP_Lab1_DEMO|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218074 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545498218166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.619 " "Worst-case setup slack is -6.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.619             -76.759 clk_audbck  " "   -6.619             -76.759 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.430               0.000 CLOCK_50  " "    4.430               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 CLOCK_50  " "    0.258               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk_audbck  " "    0.279               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.595 " "Worst-case recovery slack is -7.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.595           -1505.526 clk_audbck  " "   -7.595           -1505.526 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.390               0.000 CLOCK_50  " "    9.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.082               0.000 altera_reserved_tck  " "   37.082               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_audbck  " "    0.336               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 altera_reserved_tck  " "    0.745               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.139               0.000 CLOCK_50  " "    1.139               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.828 " "Worst-case minimum pulse width slack is 8.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.828               0.000 CLOCK_50  " "    8.828               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.780               0.000 altera_reserved_tck  " "   18.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.016               0.000 clk_audbck  " "  140.016               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498218227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218227 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 53 " "Number of Synchronizer Chains Found: 53" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.724 ns " "Worst Case Available Settling Time: 35.724 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498218252 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218252 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498218256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498218449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498223825 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Node: TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] is being clocked by TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498224167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224167 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 resetN " "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498224167 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224167 "|TOP_Lab1_DEMO|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545498224858 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.097 " "Worst-case setup slack is -5.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.097             -59.240 clk_audbck  " "   -5.097             -59.240 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.053               0.000 CLOCK_50  " "   11.053               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 altera_reserved_tck  " "    0.047               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 CLOCK_50  " "    0.168               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 clk_audbck  " "    0.168               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.868 " "Worst-case recovery slack is -5.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.868           -1172.058 clk_audbck  " "   -5.868           -1172.058 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.159               0.000 CLOCK_50  " "   12.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.878               0.000 altera_reserved_tck  " "   37.878               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.362 " "Worst-case removal slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 altera_reserved_tck  " "    0.362               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 CLOCK_50  " "    0.661               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 clk_audbck  " "    0.704               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.479 " "Worst-case minimum pulse width slack is 8.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.479               0.000 CLOCK_50  " "    8.479               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.509               0.000 altera_reserved_tck  " "   18.509               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.634               0.000 clk_audbck  " "  139.634               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498224911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224911 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 53 " "Number of Synchronizer Chains Found: 53" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.281 ns " "Worst Case Available Settling Time: 37.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498224959 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498224959 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1545498224959 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Node: TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS " "Register TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|V_Cont\[5\] is being clocked by TOP_VGA_DEMO:inst4\|VGA_Controller:VGA_controller\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498225312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498225312 "|TOP_Lab1_DEMO|TOP_VGA_DEMO:inst4|VGA_Controller:VGA_controller|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "resetN " "Node: resetN was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 resetN " "Latch TOP_VGA_DEMO:inst4\|ball_move:ball2\|directionX\[1\]~1 is being clocked by resetN" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1545498225312 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498225312 "|TOP_Lab1_DEMO|resetN"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498225939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1545498225972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498225972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.433 " "Worst-case setup slack is -4.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498225981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498225981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.433             -51.360 clk_audbck  " "   -4.433             -51.360 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498225981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.775               0.000 CLOCK_50  " "   11.775               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498225981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498225981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498225981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.033 " "Worst-case hold slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 altera_reserved_tck  " "    0.033               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLOCK_50  " "    0.151               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk_audbck  " "    0.159               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498226006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.102 " "Worst-case recovery slack is -5.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.102           -1015.247 clk_audbck  " "   -5.102           -1015.247 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.143               0.000 CLOCK_50  " "   13.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.084               0.000 altera_reserved_tck  " "   38.084               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498226022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.315 " "Worst-case removal slack is 0.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk_audbck  " "    0.315               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 CLOCK_50  " "    0.595               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498226022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.435 " "Worst-case minimum pulse width slack is 8.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.435               0.000 CLOCK_50  " "    8.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.526               0.000 altera_reserved_tck  " "   18.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  139.606               0.000 clk_audbck  " "  139.606               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1545498226038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498226038 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 53 synchronizer chains. " "Report Metastability: Found 53 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 53 " "Number of Synchronizer Chains Found: 53" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 1 Registers " "Shortest Synchronizer Chain: 1 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.698" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.508 ns " "Worst Case Available Settling Time: 37.508 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1545498226053 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498226053 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498228011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498228011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5237 " "Peak virtual memory: 5237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545498228115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 22 19:03:48 2018 " "Processing ended: Sat Dec 22 19:03:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545498228115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545498228115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545498228115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498228115 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 346 s " "Quartus Prime Full Compilation was successful. 0 errors, 346 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1545498228891 ""}
