tst r0, r1 
mvnne r2, r0 
mvneq r2, r0 
orr r3, r3, r2, lsl #5 
add r3, r1, r3, lsr #3 
