#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Jun 11 14:40:00 2025
# Process ID: 11675
# Current directory: /home/hieu/workspace/vhdl_pj_end
# Command line: vivado
# Log file: /home/hieu/workspace/vhdl_pj_end/vivado.log
# Journal file: /home/hieu/workspace/vhdl_pj_end/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/hieu/workspace/vhdl_pj_end/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/hieu/workspace/vhdl_pj_end/Contronller.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hieu/tools/Vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 7505.000 ; gain = 68.199 ; free physical = 4364 ; free virtual = 8247
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/hieu/workspace/vhdl_pj_end/Contronller.vhd] -no_script -reset -force -quiet
remove_files  /home/hieu/workspace/vhdl_pj_end/Contronller.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 7651.133 ; gain = 65.832 ; free physical = 3594 ; free virtual = 7479
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_IntegralImage'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/hieu/tools/Vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_IntegralImage' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj tb_IntegralImage_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/hieu/workspace/vhdl_pj_end/IntegralImage .vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntegralImage'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/hieu/tools/Vivado/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 51bceb014fcd4a68acc8445aca3a66be --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_IntegralImage_behav xil_defaultlib.tb_IntegralImage -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mylib
Compiling architecture rtl of entity xil_defaultlib.Memory [\Memory(data_width=8,addr_width=...]
Compiling architecture rtl of entity xil_defaultlib.Counter [\Counter(addr_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Regn [\Regn(data_width=16)\]
Compiling architecture rtl of entity xil_defaultlib.Compute [compute_default]
Compiling architecture rtl of entity xil_defaultlib.Datapath [\Datapath(data_width=8,addr_widt...]
Compiling architecture rtl of entity xil_defaultlib.Controller [controller_default]
Compiling architecture rtl of entity xil_defaultlib.IntegralImage [\IntegralImage(data_width=8,addr...]
Compiling architecture behavior of entity xil_defaultlib.tb_integralimage
Built simulation snapshot tb_IntegralImage_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hieu/workspace/vhdl_pj_end/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_IntegralImage_behav -key {Behavioral:sim_1:Functional:tb_IntegralImage} -tclbatch {tb_IntegralImage.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_IntegralImage.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_IntegralImage_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7701.301 ; gain = 0.000 ; free physical = 3628 ; free virtual = 7513
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/RST}} {{/tb_IntegralImage/uut/CONTROLLER_INST/CLK}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Start}} {{/tb_IntegralImage/uut/CONTROLLER_INST/size_err}} {{/tb_IntegralImage/uut/CONTROLLER_INST/iMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/jMax}} {{/tb_IntegralImage/uut/CONTROLLER_INST/mem_d_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_RE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/Int_WE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_A}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_B}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_C}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_D}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_i}} {{/tb_IntegralImage/uut/CONTROLLER_INST/LDI_j}} {{/tb_IntegralImage/uut/CONTROLLER_INST/En_Compute}} {{/tb_IntegralImage/uut/CONTROLLER_INST/compute_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_store_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/init_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} {{/tb_IntegralImage/uut/CONTROLLER_INST/addr_sel}} {{/tb_IntegralImage/uut/CONTROLLER_INST/STATE}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_IntegralImage/uut/CONTROLLER_INST/DONE}} 
