{"vcs1":{"timestamp_begin":1733724191.950726120, "rt":1.33, "ut":0.29, "st":0.08}}
{"vcselab":{"timestamp_begin":1733724193.336663019, "rt":0.61, "ut":0.18, "st":0.06}}
{"link":{"timestamp_begin":1733724194.007540319, "rt":0.78, "ut":0.10, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733724191.579314845}
{"VCS_COMP_START_TIME": 1733724191.579314845}
{"VCS_COMP_END_TIME": 1733724195.343073315}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb2.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 377184}}
{"vcselab": {"peak_mem": 253832}}
