vhdl work "mux8to1.vhf"
vhdl work "mux16bit8to1.vhf"
vhdl work "D_filp_flop_regwce.vhf"
vhdl work "decoder_3t08.vhf"
vhdl work "regfile.vhf"
verilog work "regfile_tb.v"
vhdl work "decoder_3to8.vhf"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
