<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">

<html>
<head>
  <title>Kartik Nagar</title>
  <link rel="stylesheet" type="text/css" href="style.css">
</head>
<body>
  <table style="width: 100%; text-align: left;" border="0" cellpadding="2" cellspacing="2">
    <tr>
      <td>
  <h1>Kartik Nagar</h1>
  Department of Computer Science,<br>
  305 N. University Street,<br>
  West Lafayette IN 47907<br>
  Purdue University<br>
  <b>E-mail</b>: nagark@purdue.edu<br>

  <p>I am a post-doctoral research associate at <a href="https://www.cs.purdue.edu/">Purdue University</a> working with <a href="http://www.cs.purdue.edu/homes/suresh">Prof. Suresh Jagannathan</a>.</p>
  <p>My research interests are in Program Analysis, Formal Verification and Programming Languages. Recently, I have been working on developing automated verification techniques for programs running on distributed systems under weak consistency.</p>
  <p>I was a PhD student at <a href="http://www.csa.iisc.ac.in/">Indian Institute of Science</a> under the guidance of <a href="http://drona.csa.iisc.ac.in/~srikant/">Prof. YN Srikant</a>, where I was supported by Microsoft Research India PhD Fellowship. During my PhD, I worked on the problem of statically estimating the impact of hardware caches on Worst Case Execution Time (WCET) of programs. </p>
</td>
<td>
  <img src="files/photo-1.jpg" style="width:150px">
</td>
</tr>
</table>
  <h1>Publications</h1>(<a href="http://dblp.uni-trier.de/pers/hd/n/Nagar:Kartik">dblp</a>)
  <ul>
    <li> <b>Automated Detection of Serializability Violations under Weak Consistency (<a href="https://arxiv.org/abs/1806.08416">arxiv</a>)</b>
      <br> Kartik Nagar, Suresh Jagannathan. <b>International Conference on Concurrency Theory (CONCUR) 18</b>.
    <li> <b>Alone Together: Compositional Reasoning and Inference for Weak Isolation (<a href="files/popl18.pdf">pdf</a>)</b>
    <br> Gowtham Kaki, Kartik Nagar, Mahsa Najafzadeh, Suresh Jagannathan. <b>Symposium on Principles of Programming Languages (POPL) 18</b>.
    <li> <b>Refining Cache Behavior Prediction Using Cache Miss Paths (<a href="files/tecs17.pdf">pdf</a>)(<a href="files/tecs17-app.pdf">Appendix</a>)</b>
    <br> Kartik Nagar, YN Srikant. <b>ACM Transactions on Embedded Computing Systems (TECS)</b> (Accepted in 2017).
    <li> <b>Fast and Precise Worst-Case Interference Placement for Shared Cache Analysis (<a href="files/tecs16.pdf">pdf</a>)</b>
    <br> Kartik Nagar, YN Srikant. <b>ACM Transactions on Embedded Computing Systems (TECS)</b> (Accepted in 2016).
    <li> <b>Path Sensitive Cache Analysis Using Cache Miss Paths (<a href="files/vmcai15.pdf">pdf</a>)</b>
    <br> Kartik Nagar, YN Srikant. <b>International Conference on Verification, Model Checking, and Abstract Interpretation (VMCAI) 15</b>.
    <li> <b>Precise Shared Cache Analysis using Optimal Interference Placement (<a href="files/rtas14.pdf">pdf</a>)</b>
    <br> Kartik Nagar, YN Srikant. <b>Real-Time and Embedded Technology and Applications Symposium (RTAS) 14</b>.
    <li> <b>Interdependent Cache Analyses for better Precision and Safety (<a href="files/memocode12.pdf">pdf</a>)</b>
    <br> Kartik Nagar, YN Srikant. <b>International Conference on Formal Methods and Models for System Design (MEMOCODE) 12.</b>
  </ul>
</body>
</html>
