
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v Cov: 79% </h3>
<pre style="margin:0; padding:0 ">   1: // MBT 7/7/2016</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // 1 read-port, 1 write-port ram</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // reads are synchronous</pre>
<pre style="margin:0; padding:0 ">   6: //</pre>
<pre style="margin:0; padding:0 ">   7: // although we could merge this with normal bsg_mem_1r1w</pre>
<pre style="margin:0; padding:0 ">   8: // and select with a parameter, we do not do this because</pre>
<pre style="margin:0; padding:0 ">   9: // it's typically a very big change to the instantiating code</pre>
<pre style="margin:0; padding:0 ">  10: // to move to/from sync/async, and we want to reflect this.</pre>
<pre style="margin:0; padding:0 ">  11: //</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  13: module bsg_mem_1r1w_sync #(parameter width_p=-1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:                            , parameter els_p=-1</pre>
<pre style="margin:0; padding:0 ">  15:                            , parameter read_write_same_addr_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:                            , parameter addr_width_lp=`BSG_SAFE_CLOG2(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:                            , parameter harden_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:                            , parameter disable_collision_warning_p=1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:                            , parameter enable_clock_gating_p=0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:                            )</pre>
<pre style="margin:0; padding:0 ">  21:    (input   clk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:     , input reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:     , input                     w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:     , input [addr_width_lp-1:0] w_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:     , input [width_p-1:0]       w_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27: </pre>
<pre style="margin:0; padding:0 ">  28:     // currently unused</pre>
<pre style="margin:0; padding:0 ">  29:     , input                      r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  30:     , input [addr_width_lp-1:0]  r_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31: </pre>
<pre style="margin:0; padding:0 ">  32:     , output logic [width_p-1:0] r_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:     );</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="margin:0; padding:0 ">  35:    wire clk_lo;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36: </pre>
<pre style="margin:0; padding:0 ">  37:    if (enable_clock_gating_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:      begin</pre>
<pre style="margin:0; padding:0 ">  39:        bsg_clkgate_optional icg</pre>
<pre id="id40" style="background-color: #FFB6C1; margin:0; padding:0 ">  40:          (.clk_i( clk_i )</pre>
<pre id="id41" style="background-color: #FFB6C1; margin:0; padding:0 ">  41:          ,.en_i( w_v_i | r_v_i )</pre>
<pre id="id42" style="background-color: #FFB6C1; margin:0; padding:0 ">  42:          ,.bypass_i( 1'b0 )</pre>
<pre id="id43" style="background-color: #FFB6C1; margin:0; padding:0 ">  43:          ,.gated_clock_o( clk_lo )</pre>
<pre id="id44" style="background-color: #FFB6C1; margin:0; padding:0 ">  44:          );</pre>
<pre style="margin:0; padding:0 ">  45:      end</pre>
<pre style="margin:0; padding:0 ">  46:    else</pre>
<pre style="margin:0; padding:0 ">  47:      begin</pre>
<pre style="margin:0; padding:0 ">  48:        assign clk_lo = clk_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:      end</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="margin:0; padding:0 ">  51:    bsg_mem_1r1w_sync_synth</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:      #(.width_p(width_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:        ,.els_p(els_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:        ,.read_write_same_addr_p(read_write_same_addr_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:        ,.harden_p(harden_p)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:        ) synth</pre>
<pre id="id57" style="background-color: #FFB6C1; margin:0; padding:0 ">  57:        (.clk_i( clk_lo )</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:        ,.reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:        ,.w_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:        ,.w_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:        ,.w_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:        ,.r_v_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:        ,.r_addr_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:        ,.r_data_o</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:        );</pre>
<pre style="margin:0; padding:0 ">  66: </pre>
<pre style="margin:0; padding:0 ">  67:    //synopsys translate_off</pre>
<pre style="margin:0; padding:0 ">  68:    initial</pre>
<pre id="id69" style="background-color: #FFB6C1; margin:0; padding:0 ">  69:      begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:         $display("## %L: instantiating width_p=%d, els_p=%d, read_write_same_addr_p=%d, harden_p=%d (%m)",width_p,els_p,read_write_same_addr_p,harden_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:      end</pre>
<pre style="margin:0; padding:0 ">  72: </pre>
<pre style="margin:0; padding:0 ">  73:    always_ff @(posedge clk_lo)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:      if (w_v_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:        begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:           assert ((reset_i === 'X) || (reset_i === 1'b1) || (w_addr_i < els_p))</pre>
<pre id="id77" style="background-color: #FF0000; margin:0; padding:0 ">  77:             else $error("Invalid address %x to %m of size %x\n", w_addr_i, els_p);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78: </pre>
<pre style="margin:0; padding:0 ">  79:           assert ((reset_i === 'X) || (reset_i === 1'b1) || ~(r_addr_i == w_addr_i && w_v_i && r_v_i && !read_write_same_addr_p && !disable_collision_warning_p))</pre>
<pre id="id80" style="background-color: #FF0000; margin:0; padding:0 ">  80:             else</pre>
<pre id="id81" style="background-color: #FFB6C1; margin:0; padding:0 ">  81:               begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:                  $error("X'ing matched read address %x (%m)",r_addr_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:               end</pre>
<pre style="margin:0; padding:0 ">  84:        end</pre>
<pre style="margin:0; padding:0 ">  85:    //synopsys translate_on</pre>
<pre style="margin:0; padding:0 ">  86: </pre>
<pre style="margin:0; padding:0 ">  87: endmodule</pre>
<pre style="margin:0; padding:0 ">  88: </pre>
</body>
</html>
