Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
        -verbose
Design : riscv
Version: J-2014.09-SP4
Date   : Wed Mar 20 00:19:45 2019
****************************************


Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)
    saed32sram_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32sram_tt1p05vn40c.db)
    gtech (File: /ecelib/linware/synopsys15/dc/libraries/syn/gtech.db)


Operating Conditions: tt1p05vn40c   Library: saed32lvt_tt1p05vn40c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
riscv                  ForQA             saed32lvt_tt1p05vn40c
Datapath               ForQA             saed32lvt_tt1p05vn40c
instructionmemory      ForQA             saed32lvt_tt1p05vn40c
RegFile                16000             saed32lvt_tt1p05vn40c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
riscv                                   181.016 1.04e+04 1.56e+10 2.63e+04 100.0
  dp (Datapath)                         181.016 1.04e+04 1.56e+10 2.63e+04 100.0
    rf (RegFile)                         62.935 7.29e+03 1.07e+10 1.80e+04  68.7
    instr_mem (instructionmemory)         1.764    0.000    0.000    1.764   0.0
      C8 (*MUX_OP_128_7_30)               1.527    0.000    0.000    1.527   0.0
1
