{"vcs1":{"timestamp_begin":1739182247.369872250, "rt":0.24, "ut":0.08, "st":0.12}}
{"vcselab":{"timestamp_begin":1739182247.686988978, "rt":0.19, "ut":0.11, "st":0.05}}
{"link":{"timestamp_begin":1739182247.934560604, "rt":0.20, "ut":0.10, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739182247.104425280}
{"VCS_COMP_START_TIME": 1739182247.104425280}
{"VCS_COMP_END_TIME": 1739182248.206743981}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps register_test.sv -sverilog ../design/register.sv -o simv"}
{"vcs1": {"peak_mem": 307276}}
{"vcselab": {"peak_mem": 158216}}
