#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 10 20:18:20 2022
# Process ID: 13188
# Current directory: C:/Users/Mohamed/Desktop/MS3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12532 C:\Users\Mohamed\Desktop\MS3\MS3.xpr
# Log file: C:/Users/Mohamed/Desktop/MS3/vivado.log
# Journal file: C:/Users/Mohamed/Desktop/MS3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mohamed/Desktop/MS3/MS3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 747.320 ; gain = 127.891
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Pipelined_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Pipelined_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ALU_ctrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/BranchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX_4X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/Memory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RCA32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ctrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/right_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sim_1/new/CPU_Pipelined_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Pipelined_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto de9b4739e6964f1e88d1abde450bf72e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Pipelined_tb_behav xil_defaultlib.CPU_Pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RegFile.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port b [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:110]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v" Line 1. Module CPU_Pipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/register.v" Line 1. Module register_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/Memory2.v" Line 15. Module Memory2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RCA32.v" Line 13. Module RCA32_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.Memory2
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA32_default
Compiling module xil_defaultlib.MUX_2X1
Compiling module xil_defaultlib.register(n=96)
Compiling module xil_defaultlib.ctrlUnit
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX_2X1(n=8)
Compiling module xil_defaultlib.register(n=200)
Compiling module xil_defaultlib.ALU_ctrlUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.MUX_4X1
Compiling module xil_defaultlib.right_shifter
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.MUX_2X1(n=5)
Compiling module xil_defaultlib.register(n=218)
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.register(n=169)
Compiling module xil_defaultlib.CPU_Pipelined
Compiling module xil_defaultlib.CPU_Pipelined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Pipelined_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 786.207 ; gain = 5.227
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Pipelined_tb_behav -key {Behavioral:sim_1:Functional:CPU_Pipelined_tb} -tclbatch {CPU_Pipelined_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Pipelined_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 815.402 ; gain = 25.594
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Pipelined_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 815.402 ; gain = 36.500
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Pipelined_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Pipelined_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ALU_ctrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_ctrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/BranchUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX_4X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4X1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/Memory2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RCA32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/ctrlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/right_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sim_1/new/CPU_Pipelined_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Pipelined_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Mohamed/Desktop/MS3/MS3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto de9b4739e6964f1e88d1abde450bf72e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Pipelined_tb_behav xil_defaultlib.CPU_Pipelined_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:72]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RegFile.v:17]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 8 for port b [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:83]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port b [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:96]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:100]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port load [C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v:110]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/CPU_Pipelined.v" Line 1. Module CPU_Pipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/register.v" Line 1. Module register_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/MUX2.v" Line 10. Module MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/DFlipFlop.v" Line 10. Module DFlipFlop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/Memory2.v" Line 15. Module Memory2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/RCA32.v" Line 13. Module RCA32_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Mohamed/Desktop/MS3/MS3.srcs/sources_1/new/FA.v" Line 10. Module FA doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.register_default
Compiling module xil_defaultlib.Memory2
Compiling module xil_defaultlib.FA
Compiling module xil_defaultlib.RCA32_default
Compiling module xil_defaultlib.MUX_2X1
Compiling module xil_defaultlib.register(n=96)
Compiling module xil_defaultlib.ctrlUnit
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.MUX_2X1(n=8)
Compiling module xil_defaultlib.register(n=200)
Compiling module xil_defaultlib.ALU_ctrlUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.MUX_4X1
Compiling module xil_defaultlib.right_shifter
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.MUX_2X1(n=5)
Compiling module xil_defaultlib.register(n=218)
Compiling module xil_defaultlib.BranchUnit
Compiling module xil_defaultlib.register(n=169)
Compiling module xil_defaultlib.CPU_Pipelined
Compiling module xil_defaultlib.CPU_Pipelined_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Pipelined_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 824.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 824.555 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 853.250 ; gain = 28.695
relaunch_sim
