/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MTNR0_V13_0_H
#define IS_SFR_MTNR0_V13_0_H

#define MTNR0_TRY_COUNT (20000)

#include "pablo-mmio.h"

enum mtnr0_interrupt_map1 {
	INTR0_MTNR0_FRAME_START_INT = 0,
	INTR0_MTNR0_FRAME_END_INT = 1,
	INTR0_MTNR0_CMDQ_HOLD_INT = 2,
	INTR0_MTNR0_SETTING_DONE_INT = 3,
	INTR0_MTNR0_C_LOADER_END_INT = 4,
	INTR0_MTNR0_COREX_END_INT_0 = 5,
	INTR0_MTNR0_COREX_END_INT_1 = 6,
	INTR0_MTNR0_ROW_COL_INT = 7,
	INTR0_MTNR0_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_MTNR0_TRANS_STOP_DONE_INT = 9,
	INTR0_MTNR0_CMDQ_ERROR_INT = 10,
	INTR0_MTNR0_C_LOADER_ERROR_INT = 11,
	INTR0_MTNR0_COREX_ERROR_INT = 12,
	INTR0_MTNR0_CINFIFO_0_ERROR_INT = 13,
	INTR0_MTNR0_CINFIFO_1_ERROR_INT = 14,
	INTR0_MTNR0_CINFIFO_2_ERROR_INT = 15,
	INTR0_MTNR0_CINFIFO_3_ERROR_INT = 16,
	INTR0_MTNR0_CINFIFO_4_ERROR_INT = 17,
	INTR0_MTNR0_CINFIFO_5_ERROR_INT = 18,
	INTR0_MTNR0_CINFIFO_6_ERROR_INT = 19,
	INTR0_MTNR0_CINFIFO_7_ERROR_INT = 20,
	INTR0_MTNR0_COUTFIFO_0_ERROR_INT = 21,
	INTR0_MTNR0_COUTFIFO_1_ERROR_INT = 22,
	INTR0_MTNR0_COUTFIFO_2_ERROR_INT = 23,
	INTR0_MTNR0_COUTFIFO_3_ERROR_INT = 24,
	INTR0_MTNR0_COUTFIFO_4_ERROR_INT = 25,
	INTR0_MTNR0_COUTFIFO_5_ERROR_INT = 26,
	INTR0_MTNR0_COUTFIFO_6_ERROR_INT = 27,
	INTR0_MTNR0_COUTFIFO_7_ERROR_INT = 28,
	INTR0_MTNR0_VOTF_GLOBAL_ERROR_INT = 29,
	INTR0_MTNR0_VOTF_LOST_CONNECTION_INT = 30,
	INTR0_MTNR0_OTF_SEQ_ID_ERROR_INT = 31,
	INTR0_MTNR0_MAX = 32,
};

#define MTNR0_INT0_EN_MASK                                                                         \
	((0) | (1 << INTR0_MTNR0_FRAME_START_INT) | (1 << INTR0_MTNR0_FRAME_END_INT) |             \
		(1 << INTR0_MTNR0_CMDQ_HOLD_INT) | (1 << INTR0_MTNR0_SETTING_DONE_INT) |           \
		(1 << INTR0_MTNR0_C_LOADER_END_INT) | (1 << INTR0_MTNR0_COREX_END_INT_0) |         \
		(1 << INTR0_MTNR0_COREX_END_INT_1) | (1 << INTR0_MTNR0_ROW_COL_INT) |              \
		(1 << INTR0_MTNR0_FREEZE_ON_ROW_COL_INT) |                                         \
		(1 << INTR0_MTNR0_TRANS_STOP_DONE_INT) | (1 << INTR0_MTNR0_CMDQ_ERROR_INT) |       \
		(1 << INTR0_MTNR0_C_LOADER_ERROR_INT) | (1 << INTR0_MTNR0_COREX_ERROR_INT) |       \
		(1 << INTR0_MTNR0_CINFIFO_0_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_1_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_2_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_3_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_4_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_5_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_6_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_7_ERROR_INT) |  \
		(1 << INTR0_MTNR0_COUTFIFO_0_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_1_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_2_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_3_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_4_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_5_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_6_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_7_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_VOTF_GLOBAL_ERROR_INT) |                                         \
		(1 << INTR0_MTNR0_VOTF_LOST_CONNECTION_INT) |                                      \
		(1 << INTR0_MTNR0_OTF_SEQ_ID_ERROR_INT))

#define MTNR0_INT0_ERR_MASK                                                                        \
	((0) | (1 << INTR0_MTNR0_CMDQ_ERROR_INT) |       \
		(1 << INTR0_MTNR0_C_LOADER_ERROR_INT) | (1 << INTR0_MTNR0_COREX_ERROR_INT) |       \
		(1 << INTR0_MTNR0_CINFIFO_0_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_1_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_2_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_3_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_4_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_5_ERROR_INT) |  \
		(1 << INTR0_MTNR0_CINFIFO_6_ERROR_INT) | (1 << INTR0_MTNR0_CINFIFO_7_ERROR_INT) |  \
		(1 << INTR0_MTNR0_COUTFIFO_0_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_1_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_2_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_3_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_4_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_5_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_6_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_COUTFIFO_7_ERROR_INT) |                                          \
		(1 << INTR0_MTNR0_VOTF_GLOBAL_ERROR_INT) |                                         \
		(1 << INTR0_MTNR0_VOTF_LOST_CONNECTION_INT)                                        \
		/* | (1 << INTR0_MTNR0_OTF_SEQ_ID_ERROR_INT) */                                    \
	)

enum mtnr0_interrupt_map2 {
	INTR1_MTNR0_VOTF_LOST_FLUSH_INT = 0,
	INTR1_MTNR0_RDMACURRL0SBWCDECERRORINT = 1,
	INTR1_MTNR0_RDMACURRL4SBWCDECERRORINT = 2,
	INTR1_MTNR0_RDMAMVSBWCDECERRORINT = 3,
	INTR1_MTNR0_RDMASEGMAPL0SBWCDECERRORINT = 4,
	INTR1_MTNR0_RDMAPREVL0SBWCDECERRORINT = 5,
	INTR1_MTNR0_RDMAPREVL0_1SBWCDECERRORINT = 6,
	INTR1_MTNR0_RDMAPREVWGTSBWCDECERRORINT = 7,
	INTR1_MTNR0_COREPIXELCOUNTERRORINT = 8,
	INTR1_MTNR0_MAX = 32,
};

#define MTNR0_INT1_EN_MASK                                                                         \
	((0) | (1 << INTR1_MTNR0_VOTF_LOST_FLUSH_INT) |                                            \
		(1 << INTR1_MTNR0_RDMACURRL0SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMACURRL4SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMAMVSBWCDECERRORINT) |                                         \
		(1 << INTR1_MTNR0_RDMASEGMAPL0SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR0_RDMAPREVL0SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMAPREVL0_1SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR0_RDMAPREVWGTSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR0_COREPIXELCOUNTERRORINT))

#define MTNR0_INT1_ERR_MASK                                                                        \
	((0) | (1 << INTR1_MTNR0_VOTF_LOST_FLUSH_INT) |                                            \
		(1 << INTR1_MTNR0_RDMACURRL0SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMACURRL4SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMAMVSBWCDECERRORINT) |                                         \
		(1 << INTR1_MTNR0_RDMASEGMAPL0SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR0_RDMAPREVL0SBWCDECERRORINT) |                                     \
		(1 << INTR1_MTNR0_RDMAPREVL0_1SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR0_RDMAPREVWGTSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR0_COREPIXELCOUNTERRORINT))

#define MTNR0_REG_CNT 818

static const struct is_reg mtnr0_regs[MTNR0_REG_CNT] = {
	{ 0x0000, "CMDQ_ENABLE" },
	{ 0x0008, "CMDQ_STOP_CRPT_ENABLE" },
	{ 0x0010, "SW_RESET" },
	{ 0x0014, "SW_CORE_RESET" },
	{ 0x0018, "SW_APB_RESET" },
	{ 0x001c, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x0028, "IP_APG_MODE" },
	{ 0x002c, "IP_CLOCK_DOWN_MODE" },
	{ 0x0030, "IP_PROCESSING" },
	{ 0x0034, "FORCE_INTERNAL_CLOCK" },
	{ 0x0038, "DEBUG_CLOCK_ENABLE" },
	{ 0x003c, "IP_POST_FRAME_GAP" },
	{ 0x0040, "IP_DRCG_ENABLE" },
	{ 0x0050, "AUTO_IGNORE_INTERRUPT_ENABLE" },
	{ 0x0058, "IP_USE_SW_FINISH_COND" },
	{ 0x005c, "SW_FINISH_COND_ENABLE" },
	{ 0x006c, "IP_CORRUPTED_COND_ENABLE" },
	{ 0x0074, "IP_USE_OTF_PATH_67" },
	{ 0x0078, "IP_USE_OTF_PATH_45" },
	{ 0x007c, "IP_USE_OTF_PATH_23" },
	{ 0x0080, "IP_USE_OTF_PATH_01" },
	{ 0x0084, "IP_USE_CINFIFO_NEW_FRAME_IN" },
	{ 0x00c8, "SECU_CTRL_TZINFO_ICTRL" },
	{ 0x00d0, "ICTRL_CSUB_BASE_ADDR" },
	{ 0x00d4, "ICTRL_CSUB_RECV_TURN_OFF_MSG" },
	{ 0x00d8, "ICTRL_CSUB_RECV_IP_INFO_MSG" },
	{ 0x00dc, "ICTRL_CSUB_CONNECTION_TEST_MSG" },
	{ 0x00e0, "ICTRL_CSUB_MSG_SEND_ENABLE" },
	{ 0x00e4, "ICTRL_CSUB_INT0_EV_ENABLE" },
	{ 0x00e8, "ICTRL_CSUB_INT1_EV_ENABLE" },
	{ 0x00ec, "ICTRL_CSUB_IP_S_EV_ENABLE" },
	{ 0x0200, "YUV_MAIN_CTRL_VERSION" },
	{ 0x0204, "YUV_MAIN_CTRL_OTF_SEG_EN" },
	{ 0x0208, "YUV_MAIN_CTRL_STILL_LAST_FRAME_EN" },
	{ 0x020c, "YUV_MAIN_CTRL_L0_BYPASS" },
	{ 0x0210, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L0" },
	{ 0x0214, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1" },
	{ 0x0218, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4" },
	{ 0x0220, "YUV_MAIN_CTRL_CRC_EN" },
	{ 0x0240, "YUV_MAIN_CTRL_DATASHIFTERRDMA_BYPASS" },
	{ 0x0244, "YUV_MAIN_CTRL_DATASHIFTERRDMA_LSHIFT" },
	{ 0x0260, "YUV_MAIN_CTRL_DATASHIFTERWDMA_BYPASS" },
	{ 0x0264, "YUV_MAIN_CTRL_DATASHIFTERWDMA_RSHIFT" },
	{ 0x0280, "YUV_DTPL0_CTRL" },
	{ 0x0284, "YUV_DTPL0_TEST_DATA_Y" },
	{ 0x0290, "YUV_DTPL0_STREAM_CRC" },
	{ 0x0400, "CMDQ_QUE_CMD_H" },
	{ 0x0404, "CMDQ_QUE_CMD_M" },
	{ 0x0408, "CMDQ_QUE_CMD_L" },
	{ 0x040c, "CMDQ_ADD_TO_QUEUE_0" },
	{ 0x0418, "CMDQ_AUTO_CONV_ENABLE" },
	{ 0x0440, "CMDQ_LOCK" },
	{ 0x0450, "CMDQ_CTRL_SETSEL_EN" },
	{ 0x0454, "CMDQ_SETSEL" },
	{ 0x0460, "CMDQ_FLUSH_QUEUE_0" },
	{ 0x046c, "CMDQ_SWAP_QUEUE_0" },
	{ 0x0478, "CMDQ_ROTATE_QUEUE_0" },
	{ 0x0484, "CMDQ_HOLD_MARK_QUEUE_0" },
	{ 0x0494, "CMDQ_DEBUG_STATUS_PRE_LOAD" },
	{ 0x049c, "CMDQ_VHD_CONTROL" },
	{ 0x04a0, "CMDQ_FRAME_COUNTER_INC_TYPE" },
	{ 0x04a4, "CMDQ_FRAME_COUNTER_RESET" },
	{ 0x04a8, "CMDQ_FRAME_COUNTER" },
	{ 0x04ac, "CMDQ_FRAME_ID" },
	{ 0x04b0, "CMDQ_QUEUE_0_INFO" },
	{ 0x04b4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG" },
	{ 0x04b8, "CMDQ_DEBUG_QUE_0_CMD_H" },
	{ 0x04bc, "CMDQ_DEBUG_QUE_0_CMD_M" },
	{ 0x04c0, "CMDQ_DEBUG_QUE_0_CMD_L" },
	{ 0x04ec, "CMDQ_DEBUG_STATUS" },
	{ 0x04f0, "CMDQ_INT" },
	{ 0x04f4, "CMDQ_INT_ENABLE" },
	{ 0x04f8, "CMDQ_INT_STATUS" },
	{ 0x04fc, "CMDQ_INT_CLEAR" },
	{ 0x0500, "C_LOADER_ENABLE" },
	{ 0x0504, "C_LOADER_RESET" },
	{ 0x0508, "C_LOADER_FAST_MODE" },
	{ 0x050c, "C_LOADER_REMAP_EN" },
	{ 0x0510, "C_LOADER_ACCESS_INTERVAL" },
	{ 0x0540, "C_LOADER_REMAP_00_ADDR" },
	{ 0x0544, "C_LOADER_REMAP_01_ADDR" },
	{ 0x0548, "C_LOADER_REMAP_02_ADDR" },
	{ 0x054c, "C_LOADER_REMAP_03_ADDR" },
	{ 0x0550, "C_LOADER_REMAP_04_ADDR" },
	{ 0x0554, "C_LOADER_REMAP_05_ADDR" },
	{ 0x0558, "C_LOADER_REMAP_06_ADDR" },
	{ 0x055c, "C_LOADER_REMAP_07_ADDR" },
	{ 0x0580, "C_LOADER_LOGICAL_OFFSET_EN" },
	{ 0x0584, "C_LOADER_LOGICAL_OFFSET" },
	{ 0x05c0, "C_LOADER_DEBUG_STATUS" },
	{ 0x05c4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER" },
	{ 0x05c8, "C_LOADER_DEBUG_HEADER_APB_COUNTER" },
	{ 0x05e0, "C_LOADER_HEADER_CRC_SEED" },
	{ 0x05e4, "C_LOADER_PAYLOAD_CRC_SEED" },
	{ 0x05f0, "C_LOADER_HEADER_CRC_RESULT" },
	{ 0x05f4, "C_LOADER_PAYLOAD_CRC_RESULT" },
	{ 0x0600, "COREX_ENABLE" },
	{ 0x0604, "COREX_RESET" },
	{ 0x0608, "COREX_FAST_MODE" },
	{ 0x060c, "COREX_UPDATE_TYPE_0" },
	{ 0x0610, "COREX_UPDATE_TYPE_1" },
	{ 0x0614, "COREX_UPDATE_MODE_0" },
	{ 0x0618, "COREX_UPDATE_MODE_1" },
	{ 0x061c, "COREX_START_0" },
	{ 0x0620, "COREX_START_1" },
	{ 0x0624, "COREX_COPY_FROM_IP_0" },
	{ 0x0628, "COREX_COPY_FROM_IP_1" },
	{ 0x062c, "COREX_STATUS_0" },
	{ 0x0630, "COREX_STATUS_1" },
	{ 0x0634, "COREX_PRE_ADDR_CONFIG" },
	{ 0x0638, "COREX_PRE_DATA_CONFIG" },
	{ 0x063c, "COREX_POST_ADDR_CONFIG" },
	{ 0x0640, "COREX_POST_DATA_CONFIG" },
	{ 0x0644, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x0648, "COREX_TYPE_WRITE" },
	{ 0x064c, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x0650, "COREX_TYPE_READ" },
	{ 0x0654, "COREX_TYPE_READ_OFFSET" },
	{ 0x0658, "COREX_INT" },
	{ 0x065c, "COREX_INT_STATUS" },
	{ 0x0660, "COREX_INT_CLEAR" },
	{ 0x0664, "COREX_INT_ENABLE" },
	{ 0x0800, "INT_REQ_INT0" },
	{ 0x0804, "INT_REQ_INT0_ENABLE" },
	{ 0x0808, "INT_REQ_INT0_STATUS" },
	{ 0x080c, "INT_REQ_INT0_CLEAR" },
	{ 0x0810, "INT_REQ_INT1" },
	{ 0x0814, "INT_REQ_INT1_ENABLE" },
	{ 0x0818, "INT_REQ_INT1_STATUS" },
	{ 0x081c, "INT_REQ_INT1_CLEAR" },
	{ 0x0900, "INT_HIST_CURINT0" },
	{ 0x0904, "INT_HIST_CURINT0_ENABLE" },
	{ 0x0908, "INT_HIST_CURINT0_STATUS" },
	{ 0x090c, "INT_HIST_CURINT1" },
	{ 0x0910, "INT_HIST_CURINT1_ENABLE" },
	{ 0x0914, "INT_HIST_CURINT1_STATUS" },
	{ 0x0918, "INT_HIST_00_FRAME_ID" },
	{ 0x091c, "INT_HIST_00_INT0" },
	{ 0x0920, "INT_HIST_00_INT1" },
	{ 0x0924, "INT_HIST_01_FRAME_ID" },
	{ 0x0928, "INT_HIST_01_INT0" },
	{ 0x092c, "INT_HIST_01_INT1" },
	{ 0x0930, "INT_HIST_02_FRAME_ID" },
	{ 0x0934, "INT_HIST_02_INT0" },
	{ 0x0938, "INT_HIST_02_INT1" },
	{ 0x093c, "INT_HIST_03_FRAME_ID" },
	{ 0x0940, "INT_HIST_03_INT0" },
	{ 0x0944, "INT_HIST_03_INT1" },
	{ 0x0948, "INT_HIST_04_FRAME_ID" },
	{ 0x094c, "INT_HIST_04_INT0" },
	{ 0x0950, "INT_HIST_04_INT1" },
	{ 0x0954, "INT_HIST_05_FRAME_ID" },
	{ 0x0958, "INT_HIST_05_INT0" },
	{ 0x095c, "INT_HIST_05_INT1" },
	{ 0x0960, "INT_HIST_06_FRAME_ID" },
	{ 0x0964, "INT_HIST_06_INT0" },
	{ 0x0968, "INT_HIST_06_INT1" },
	{ 0x096c, "INT_HIST_07_FRAME_ID" },
	{ 0x0970, "INT_HIST_07_INT0" },
	{ 0x0974, "INT_HIST_07_INT1" },
	{ 0x0b00, "SECU_CTRL_SEQID" },
	{ 0x0b10, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0b14, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0b18, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x0b1c, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0b20, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0b24, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0b28, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x0b2c, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0b58, "SECU_OTF_SEQ_ID_PROT_ENABLE" },
	{ 0x0c00, "PERF_MONITOR_ENABLE" },
	{ 0x0c04, "PERF_MONITOR_CLEAR" },
	{ 0x0c08, "PERF_MONITOR_INT_USER_SEL" },
	{ 0x0c40, "PERF_MONITOR_INT_START" },
	{ 0x0c44, "PERF_MONITOR_INT_END" },
	{ 0x0c48, "PERF_MONITOR_INT_USER" },
	{ 0x0c4c, "PERF_MONITOR_PROCESS_PRE_CONFIG" },
	{ 0x0c50, "PERF_MONITOR_PROCESS_FRAME" },
	{ 0x0d00, "IP_VERSION" },
	{ 0x0d04, "COMMON_CTRL_VERSION" },
	{ 0x0d08, "QCH_STATUS" },
	{ 0x0d0c, "IDLENESS_STATUS" },
	{ 0x0d2c, "DEBUG_COUNTER_SIG_SEL" },
	{ 0x0d30, "DEBUG_COUNTER_0" },
	{ 0x0d34, "DEBUG_COUNTER_1" },
	{ 0x0d38, "DEBUG_COUNTER_2" },
	{ 0x0d3c, "DEBUG_COUNTER_3" },
	{ 0x0d40, "IP_BUSY_MONITOR_0" },
	{ 0x0d44, "IP_BUSY_MONITOR_1" },
	{ 0x0d48, "IP_BUSY_MONITOR_2" },
	{ 0x0d4c, "IP_BUSY_MONITOR_3" },
	{ 0x0d60, "IP_STALL_OUT_STATUS_0" },
	{ 0x0d64, "IP_STALL_OUT_STATUS_1" },
	{ 0x0d68, "IP_STALL_OUT_STATUS_2" },
	{ 0x0d6c, "IP_STALL_OUT_STATUS_3" },
	{ 0x0d80, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0d88, "SFR_ACCESS_LOG_ENABLE" },
	{ 0x0d8c, "SFR_ACCESS_LOG_CLEAR" },
	{ 0x0d90, "SFR_ACCESS_LOG_0" },
	{ 0x0d94, "SFR_ACCESS_LOG_0_ADDRESS" },
	{ 0x0d98, "SFR_ACCESS_LOG_1" },
	{ 0x0d9c, "SFR_ACCESS_LOG_1_ADDRESS" },
	{ 0x0da0, "SFR_ACCESS_LOG_2" },
	{ 0x0da4, "SFR_ACCESS_LOG_2_ADDRESS" },
	{ 0x0da8, "SFR_ACCESS_LOG_3" },
	{ 0x0dac, "SFR_ACCESS_LOG_3_ADDRESS" },
	{ 0x0dd0, "IP_ROL_RESET" },
	{ 0x0dd4, "IP_ROL_MODE" },
	{ 0x0dd8, "IP_ROL_SELECT" },
	{ 0x0de0, "IP_INT_ON_COL_ROW" },
	{ 0x0de4, "IP_INT_ON_COL_ROW_POS" },
	{ 0x0de8, "FREEZE_FOR_DEBUG" },
	{ 0x0dec, "FREEZE_EXTENSION_ENABLE" },
	{ 0x0df0, "FREEZE_EN" },
	{ 0x0df4, "FREEZE_COL_ROW_POS" },
	{ 0x0df8, "FREEZE_CORRUPTED_ENABLE" },
	{ 0x0e00, "STAT_CINFIFOMTNR1WGT_ENABLE" },
	{ 0x0e04, "STAT_CINFIFOMTNR1WGT_CONFIG" },
	{ 0x0e08, "STAT_CINFIFOMTNR1WGT_STALL_CTRL" },
	{ 0x0e0c, "STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK" },
	{ 0x0e10, "STAT_CINFIFOMTNR1WGT_INTERVALS" },
	{ 0x0e14, "STAT_CINFIFOMTNR1WGT_STATUS" },
	{ 0x0e18, "STAT_CINFIFOMTNR1WGT_INPUT_CNT" },
	{ 0x0e1c, "STAT_CINFIFOMTNR1WGT_STALL_CNT" },
	{ 0x0e20, "STAT_CINFIFOMTNR1WGT_FIFO_FULLNESS" },
	{ 0x0e40, "STAT_CINFIFOMTNR1WGT_INT" },
	{ 0x0e44, "STAT_CINFIFOMTNR1WGT_INT_ENABLE" },
	{ 0x0e48, "STAT_CINFIFOMTNR1WGT_INT_STATUS" },
	{ 0x0e4c, "STAT_CINFIFOMTNR1WGT_INT_CLEAR" },
	{ 0x0e50, "STAT_CINFIFOMTNR1WGT_CORRUPTED_COND_ENABLE" },
	{ 0x0e54, "STAT_CINFIFOMTNR1WGT_ROL_SELECT" },
	{ 0x0e70, "STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK_AR" },
	{ 0x0e74, "STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK_AR" },
	{ 0x0e7c, "STAT_CINFIFOMTNR1WGT_STREAM_CRC" },
	{ 0x0f00, "YUV_COUTFIFOMSNRL0_ENABLE" },
	{ 0x0f04, "YUV_COUTFIFOMSNRL0_CONFIG" },
	{ 0x0f08, "YUV_COUTFIFOMSNRL0_STALL_CTRL" },
	{ 0x0f0c, "YUV_COUTFIFOMSNRL0_INTERVAL_VBLANK" },
	{ 0x0f10, "YUV_COUTFIFOMSNRL0_INTERVALS" },
	{ 0x0f14, "YUV_COUTFIFOMSNRL0_STATUS" },
	{ 0x0f18, "YUV_COUTFIFOMSNRL0_INPUT_CNT" },
	{ 0x0f1c, "YUV_COUTFIFOMSNRL0_STALL_CNT" },
	{ 0x0f20, "YUV_COUTFIFOMSNRL0_FIFO_FULLNESS" },
	{ 0x0f24, "YUV_COUTFIFOMSNRL0_VVALID_RISE_MODE" },
	{ 0x0f40, "YUV_COUTFIFOMSNRL0_INT" },
	{ 0x0f44, "YUV_COUTFIFOMSNRL0_INT_ENABLE" },
	{ 0x0f48, "YUV_COUTFIFOMSNRL0_INT_STATUS" },
	{ 0x0f4c, "YUV_COUTFIFOMSNRL0_INT_CLEAR" },
	{ 0x0f50, "YUV_COUTFIFOMSNRL0_CORRUPTED_COND_ENABLE" },
	{ 0x0f54, "YUV_COUTFIFOMSNRL0_ROL_SELECT" },
	{ 0x0f7c, "YUV_COUTFIFOMSNRL0_STREAM_CRC" },
	{ 0x1600, "YUV_RDMACL_EN" },
	{ 0x1604, "YUV_RDMACL_COMP_CONTROL" },
	{ 0x1610, "YUV_RDMACL_DATA_FORMAT" },
	{ 0x1614, "YUV_RDMACL_MONO_MODE" },
	{ 0x1620, "YUV_RDMACL_WIDTH" },
	{ 0x1624, "YUV_RDMACL_HEIGHT" },
	{ 0x1628, "YUV_RDMACL_IMG_STRIDE_1P" },
	{ 0x1640, "YUV_RDMACL_MAX_MO" },
	{ 0x1644, "YUV_RDMACL_LINEGAP" },
	{ 0x164c, "YUV_RDMACL_BUSINFO" },
	{ 0x1650, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1654, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1658, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x165c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1660, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1664, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1668, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x166c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1670, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1674, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1678, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x167c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1680, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1684, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1688, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x168c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1790, "YUV_RDMACL_IMG_CRC_1P" },
	{ 0x17b0, "YUV_RDMACL_MON_STATUS0" },
	{ 0x17b4, "YUV_RDMACL_MON_STATUS1" },
	{ 0x17b8, "YUV_RDMACL_MON_STATUS2" },
	{ 0x17bc, "YUV_RDMACL_MON_STATUS3" },
	{ 0x17e0, "YUV_RDMACL_CACHE_CONTROL" },
	{ 0x17e4, "YUV_RDMACL_AXI_DEBUG_CONTROL" },
	{ 0x1800, "STAT_RDMASEGL0_EN" },
	{ 0x1810, "STAT_RDMASEGL0_DATA_FORMAT" },
	{ 0x1820, "STAT_RDMASEGL0_WIDTH" },
	{ 0x1824, "STAT_RDMASEGL0_HEIGHT" },
	{ 0x1828, "STAT_RDMASEGL0_IMG_STRIDE_1P" },
	{ 0x1840, "STAT_RDMASEGL0_MAX_MO" },
	{ 0x1844, "STAT_RDMASEGL0_LINEGAP" },
	{ 0x184c, "STAT_RDMASEGL0_BUSINFO" },
	{ 0x1850, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1854, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1858, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x185c, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1860, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1864, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1868, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x186c, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1870, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1874, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1878, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x187c, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1880, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1884, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1888, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x188c, "STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x19b0, "STAT_RDMASEGL0_MON_STATUS0" },
	{ 0x19b4, "STAT_RDMASEGL0_MON_STATUS1" },
	{ 0x19b8, "STAT_RDMASEGL0_MON_STATUS2" },
	{ 0x19bc, "STAT_RDMASEGL0_MON_STATUS3" },
	{ 0x19e4, "STAT_RDMASEGL0_AXI_DEBUG_CONTROL" },
	{ 0x2000, "YUV_RDMACURRINL4Y_EN" },
	{ 0x2004, "YUV_RDMACURRINL4Y_COMP_CONTROL" },
	{ 0x2010, "YUV_RDMACURRINL4Y_DATA_FORMAT" },
	{ 0x2014, "YUV_RDMACURRINL4Y_MONO_MODE" },
	{ 0x2020, "YUV_RDMACURRINL4Y_WIDTH" },
	{ 0x2024, "YUV_RDMACURRINL4Y_HEIGHT" },
	{ 0x2028, "YUV_RDMACURRINL4Y_IMG_STRIDE_1P" },
	{ 0x2040, "YUV_RDMACURRINL4Y_MAX_MO" },
	{ 0x2044, "YUV_RDMACURRINL4Y_LINEGAP" },
	{ 0x204c, "YUV_RDMACURRINL4Y_BUSINFO" },
	{ 0x2050, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2054, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2058, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x205c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2060, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2064, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2068, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x206c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2070, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2074, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2078, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x207c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2080, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2084, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2088, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x208c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x21b0, "YUV_RDMACURRINL4Y_MON_STATUS0" },
	{ 0x21b4, "YUV_RDMACURRINL4Y_MON_STATUS1" },
	{ 0x21b8, "YUV_RDMACURRINL4Y_MON_STATUS2" },
	{ 0x21bc, "YUV_RDMACURRINL4Y_MON_STATUS3" },
	{ 0x21e0, "YUV_RDMACURRINL4Y_CACHE_CONTROL" },
	{ 0x21e4, "YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL" },
	{ 0x2200, "STAT_RDMAMVGEOMATCH_EN" },
	{ 0x2204, "STAT_RDMAMVGEOMATCH_COMP_CONTROL" },
	{ 0x2210, "STAT_RDMAMVGEOMATCH_DATA_FORMAT" },
	{ 0x2214, "STAT_RDMAMVGEOMATCH_MONO_MODE" },
	{ 0x2220, "STAT_RDMAMVGEOMATCH_WIDTH" },
	{ 0x2224, "STAT_RDMAMVGEOMATCH_HEIGHT" },
	{ 0x2228, "STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P" },
	{ 0x2240, "STAT_RDMAMVGEOMATCH_MAX_MO" },
	{ 0x2244, "STAT_RDMAMVGEOMATCH_LINEGAP" },
	{ 0x224c, "STAT_RDMAMVGEOMATCH_BUSINFO" },
	{ 0x2250, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2254, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2258, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x225c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2260, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2264, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2268, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x226c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2270, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2274, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2278, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x227c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2280, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2284, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2288, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x228c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x23b0, "STAT_RDMAMVGEOMATCH_MON_STATUS0" },
	{ 0x23b4, "STAT_RDMAMVGEOMATCH_MON_STATUS1" },
	{ 0x23b8, "STAT_RDMAMVGEOMATCH_MON_STATUS2" },
	{ 0x23bc, "STAT_RDMAMVGEOMATCH_MON_STATUS3" },
	{ 0x23e0, "STAT_RDMAMVGEOMATCH_CACHE_CONTROL" },
	{ 0x23e4, "STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL" },
	{ 0x2400, "STAT_RDMAPREVWGTINL0_EN" },
	{ 0x2404, "STAT_RDMAPREVWGTINL0_COMP_CONTROL" },
	{ 0x2410, "STAT_RDMAPREVWGTINL0_DATA_FORMAT" },
	{ 0x2414, "STAT_RDMAPREVWGTINL0_MONO_MODE" },
	{ 0x2420, "STAT_RDMAPREVWGTINL0_WIDTH" },
	{ 0x2424, "STAT_RDMAPREVWGTINL0_HEIGHT" },
	{ 0x2428, "STAT_RDMAPREVWGTINL0_IMG_STRIDE_1P" },
	{ 0x2440, "STAT_RDMAPREVWGTINL0_MAX_MO" },
	{ 0x2444, "STAT_RDMAPREVWGTINL0_LINEGAP" },
	{ 0x244c, "STAT_RDMAPREVWGTINL0_BUSINFO" },
	{ 0x2450, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2454, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2458, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x245c, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2460, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2464, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2468, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x246c, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2470, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2474, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2478, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x247c, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2480, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2484, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2488, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x248c, "STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2590, "STAT_RDMAPREVWGTINL0_IMG_CRC_1P" },
	{ 0x25b0, "STAT_RDMAPREVWGTINL0_MON_STATUS0" },
	{ 0x25b4, "STAT_RDMAPREVWGTINL0_MON_STATUS1" },
	{ 0x25b8, "STAT_RDMAPREVWGTINL0_MON_STATUS2" },
	{ 0x25bc, "STAT_RDMAPREVWGTINL0_MON_STATUS3" },
	{ 0x25e0, "STAT_RDMAPREVWGTINL0_CACHE_CONTROL" },
	{ 0x25e4, "STAT_RDMAPREVWGTINL0_AXI_DEBUG_CONTROL" },
	{ 0x2600, "YUV_RDMAPREVINL0Y_EN" },
	{ 0x2604, "YUV_RDMAPREVINL0Y_COMP_CONTROL" },
	{ 0x2608, "YUV_RDMAPREVINL0Y_COMP_ERROR_MODE" },
	{ 0x260c, "YUV_RDMAPREVINL0Y_COMP_ERROR_VALUE" },
	{ 0x2610, "YUV_RDMAPREVINL0Y_DATA_FORMAT" },
	{ 0x2614, "YUV_RDMAPREVINL0Y_MONO_MODE" },
	{ 0x2618, "YUV_RDMAPREVINL0Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2620, "YUV_RDMAPREVINL0Y_WIDTH" },
	{ 0x2624, "YUV_RDMAPREVINL0Y_HEIGHT" },
	{ 0x2628, "YUV_RDMAPREVINL0Y_IMG_STRIDE_1P" },
	{ 0x2634, "YUV_RDMAPREVINL0Y_HEADER_STRIDE_1P" },
	{ 0x2640, "YUV_RDMAPREVINL0Y_MAX_MO" },
	{ 0x2644, "YUV_RDMAPREVINL0Y_LINEGAP" },
	{ 0x264c, "YUV_RDMAPREVINL0Y_BUSINFO" },
	{ 0x2650, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2654, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2658, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x265c, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2660, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2664, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2668, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x266c, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2670, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2674, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2678, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x267c, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2680, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2684, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2688, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x268c, "YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2710, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2714, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2718, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x271c, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2720, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2724, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2728, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x272c, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2730, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2734, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2738, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x273c, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2740, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2744, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2748, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x274c, "YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2790, "YUV_RDMAPREVINL0Y_IMG_CRC_1P" },
	{ 0x279c, "YUV_RDMAPREVINL0Y_HEADER_CRC_1P" },
	{ 0x27b0, "YUV_RDMAPREVINL0Y_MON_STATUS0" },
	{ 0x27b4, "YUV_RDMAPREVINL0Y_MON_STATUS1" },
	{ 0x27b8, "YUV_RDMAPREVINL0Y_MON_STATUS2" },
	{ 0x27bc, "YUV_RDMAPREVINL0Y_MON_STATUS3" },
	{ 0x27e0, "YUV_RDMAPREVINL0Y_CACHE_CONTROL" },
	{ 0x27e4, "YUV_RDMAPREVINL0Y_AXI_DEBUG_CONTROL" },
	{ 0x2800, "YUV_RDMAPREVINL0Y_1_EN" },
	{ 0x2804, "YUV_RDMAPREVINL0Y_1_COMP_CONTROL" },
	{ 0x2808, "YUV_RDMAPREVINL0Y_1_COMP_ERROR_MODE" },
	{ 0x280c, "YUV_RDMAPREVINL0Y_1_COMP_ERROR_VALUE" },
	{ 0x2810, "YUV_RDMAPREVINL0Y_1_DATA_FORMAT" },
	{ 0x2814, "YUV_RDMAPREVINL0Y_1_MONO_MODE" },
	{ 0x2818, "YUV_RDMAPREVINL0Y_1_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2820, "YUV_RDMAPREVINL0Y_1_WIDTH" },
	{ 0x2824, "YUV_RDMAPREVINL0Y_1_HEIGHT" },
	{ 0x2828, "YUV_RDMAPREVINL0Y_1_IMG_STRIDE_1P" },
	{ 0x2834, "YUV_RDMAPREVINL0Y_1_HEADER_STRIDE_1P" },
	{ 0x2840, "YUV_RDMAPREVINL0Y_1_MAX_MO" },
	{ 0x2844, "YUV_RDMAPREVINL0Y_1_LINEGAP" },
	{ 0x284c, "YUV_RDMAPREVINL0Y_1_BUSINFO" },
	{ 0x2850, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2854, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2858, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x285c, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2860, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2864, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2868, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x286c, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2870, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2874, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2878, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x287c, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2880, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2884, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2888, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x288c, "YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2910, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2914, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2918, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x291c, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2920, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2924, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2928, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x292c, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2930, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2934, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2938, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x293c, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2940, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2944, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2948, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x294c, "YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2990, "YUV_RDMAPREVINL0Y_1_IMG_CRC_1P" },
	{ 0x299c, "YUV_RDMAPREVINL0Y_1_HEADER_CRC_1P" },
	{ 0x29b0, "YUV_RDMAPREVINL0Y_1_MON_STATUS0" },
	{ 0x29b4, "YUV_RDMAPREVINL0Y_1_MON_STATUS1" },
	{ 0x29b8, "YUV_RDMAPREVINL0Y_1_MON_STATUS2" },
	{ 0x29bc, "YUV_RDMAPREVINL0Y_1_MON_STATUS3" },
	{ 0x29e0, "YUV_RDMAPREVINL0Y_1_CACHE_CONTROL" },
	{ 0x29e4, "YUV_RDMAPREVINL0Y_1_AXI_DEBUG_CONTROL" },
	{ 0x3e00, "YUV_RDMACURRINL0Y_EN" },
	{ 0x3e04, "YUV_RDMACURRINL0Y_COMP_CONTROL" },
	{ 0x3e08, "YUV_RDMACURRINL0Y_COMP_ERROR_MODE" },
	{ 0x3e0c, "YUV_RDMACURRINL0Y_COMP_ERROR_VALUE" },
	{ 0x3e10, "YUV_RDMACURRINL0Y_DATA_FORMAT" },
	{ 0x3e14, "YUV_RDMACURRINL0Y_MONO_MODE" },
	{ 0x3e18, "YUV_RDMACURRINL0Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3e20, "YUV_RDMACURRINL0Y_WIDTH" },
	{ 0x3e24, "YUV_RDMACURRINL0Y_HEIGHT" },
	{ 0x3e28, "YUV_RDMACURRINL0Y_IMG_STRIDE_1P" },
	{ 0x3e34, "YUV_RDMACURRINL0Y_HEADER_STRIDE_1P" },
	{ 0x3e40, "YUV_RDMACURRINL0Y_MAX_MO" },
	{ 0x3e44, "YUV_RDMACURRINL0Y_LINEGAP" },
	{ 0x3e4c, "YUV_RDMACURRINL0Y_BUSINFO" },
	{ 0x3e50, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3e54, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3e58, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3e5c, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3e60, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3e64, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3e68, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3e6c, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3e70, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3e74, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3e78, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3e7c, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3e80, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3e84, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3e88, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3e8c, "YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3f10, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3f14, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3f18, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x3f1c, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3f20, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3f24, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3f28, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x3f2c, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3f30, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3f34, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3f38, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3f3c, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3f40, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3f44, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3f48, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3f4c, "YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3fb0, "YUV_RDMACURRINL0Y_MON_STATUS0" },
	{ 0x3fb4, "YUV_RDMACURRINL0Y_MON_STATUS1" },
	{ 0x3fb8, "YUV_RDMACURRINL0Y_MON_STATUS2" },
	{ 0x3fbc, "YUV_RDMACURRINL0Y_MON_STATUS3" },
	{ 0x3fe0, "YUV_RDMACURRINL0Y_CACHE_CONTROL" },
	{ 0x3fe4, "YUV_RDMACURRINL0Y_AXI_DEBUG_CONTROL" },
	{ 0x5400, "YUV_WDMAPREVOUTL0Y_EN" },
	{ 0x5404, "YUV_WDMAPREVOUTL0Y_COMP_CONTROL" },
	{ 0x5410, "YUV_WDMAPREVOUTL0Y_DATA_FORMAT" },
	{ 0x5414, "YUV_WDMAPREVOUTL0Y_MONO_MODE" },
	{ 0x5418, "YUV_WDMAPREVOUTL0Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x5420, "YUV_WDMAPREVOUTL0Y_WIDTH" },
	{ 0x5424, "YUV_WDMAPREVOUTL0Y_HEIGHT" },
	{ 0x5428, "YUV_WDMAPREVOUTL0Y_IMG_STRIDE_1P" },
	{ 0x5434, "YUV_WDMAPREVOUTL0Y_HEADER_STRIDE_1P" },
	{ 0x5440, "YUV_WDMAPREVOUTL0Y_MAX_MO" },
	{ 0x5444, "YUV_WDMAPREVOUTL0Y_LINEGAP" },
	{ 0x544c, "YUV_WDMAPREVOUTL0Y_BUSINFO" },
	{ 0x5450, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5454, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5458, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x545c, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5460, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5464, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5468, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x546c, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5470, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5474, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5478, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x547c, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5480, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5484, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5488, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x548c, "YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5510, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x5514, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x5518, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x551c, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x5520, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x5524, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x5528, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x552c, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x5530, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5534, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5538, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x553c, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5540, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5544, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5548, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x554c, "YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x55b0, "YUV_WDMAPREVOUTL0Y_MON_STATUS0" },
	{ 0x55b4, "YUV_WDMAPREVOUTL0Y_MON_STATUS1" },
	{ 0x55b8, "YUV_WDMAPREVOUTL0Y_MON_STATUS2" },
	{ 0x55bc, "YUV_WDMAPREVOUTL0Y_MON_STATUS3" },
	{ 0x55e0, "YUV_WDMAPREVOUTL0Y_CACHE_CONTROL" },
	{ 0x55e4, "YUV_WDMAPREVOUTL0Y_AXI_DEBUG_CONTROL" },
	{ 0x55e8, "YUV_WDMAPREVOUTL0Y_AXI_DEBUG_0" },
	{ 0x55ec, "YUV_WDMAPREVOUTL0Y_AXI_DEBUG_1" },
	{ 0x55f0, "YUV_WDMAPREVOUTL0Y_AXI_DEBUG_2" },
	{ 0x6c00, "STAT_WDMAPREVWGTOUTL0_EN" },
	{ 0x6c04, "STAT_WDMAPREVWGTOUTL0_COMP_CONTROL" },
	{ 0x6c10, "STAT_WDMAPREVWGTOUTL0_DATA_FORMAT" },
	{ 0x6c14, "STAT_WDMAPREVWGTOUTL0_MONO_MODE" },
	{ 0x6c20, "STAT_WDMAPREVWGTOUTL0_WIDTH" },
	{ 0x6c24, "STAT_WDMAPREVWGTOUTL0_HEIGHT" },
	{ 0x6c28, "STAT_WDMAPREVWGTOUTL0_IMG_STRIDE_1P" },
	{ 0x6c40, "STAT_WDMAPREVWGTOUTL0_MAX_MO" },
	{ 0x6c44, "STAT_WDMAPREVWGTOUTL0_LINEGAP" },
	{ 0x6c4c, "STAT_WDMAPREVWGTOUTL0_BUSINFO" },
	{ 0x6c50, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6c54, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6c58, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x6c5c, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6c60, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6c64, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6c68, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x6c6c, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6c70, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6c74, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6c78, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x6c7c, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6c80, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6c84, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6c88, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x6c8c, "STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x6db0, "STAT_WDMAPREVWGTOUTL0_MON_STATUS0" },
	{ 0x6db4, "STAT_WDMAPREVWGTOUTL0_MON_STATUS1" },
	{ 0x6db8, "STAT_WDMAPREVWGTOUTL0_MON_STATUS2" },
	{ 0x6dbc, "STAT_WDMAPREVWGTOUTL0_MON_STATUS3" },
	{ 0x6de0, "STAT_WDMAPREVWGTOUTL0_CACHE_CONTROL" },
	{ 0x6de4, "STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_CONTROL" },
	{ 0x6de8, "STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_0" },
	{ 0x6dec, "STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_1" },
	{ 0x6df0, "STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_2" },
	{ 0x6e00, "YUV_GEOMATCHL0_EN" },
	{ 0x6e04, "YUV_GEOMATCHL0_BYPASS" },
	{ 0x6e08, "YUV_GEOMATCHL0_MATCH_ENABLE" },
	{ 0x6e0c, "YUV_GEOMATCHL0_MC_LMC_TNR_MODE" },
	{ 0x6e10, "YUV_GEOMATCHL0_TNR_WGT_EN" },
	{ 0x6e14, "YUV_GEOMATCHL0_TNR_WGT_BYPASS" },
	{ 0x6e18, "YUV_GEOMATCHL0_TNR_SFR_EN" },
	{ 0x6e1c, "YUV_GEOMATCHL0_TNR_SFR" },
	{ 0x6e20, "YUV_GEOMATCHL0_REF_IMG_SIZE" },
	{ 0x6e24, "YUV_GEOMATCHL0_REF_ROI_START" },
	{ 0x6e28, "YUV_GEOMATCHL0_ROI_SIZE" },
	{ 0x6e2c, "YUV_GEOMATCHL0_SCH_IMG_SIZE" },
	{ 0x6e30, "YUV_GEOMATCHL0_SCH_ACTIVE_START" },
	{ 0x6e34, "YUV_GEOMATCHL0_SCH_ACTIVE_SIZE" },
	{ 0x6e38, "YUV_GEOMATCHL0_SCH_ROI_START" },
	{ 0x6e3c, "YUV_GEOMATCHL0_MV_SIZE" },
	{ 0x6e40, "YUV_GEOMATCHL0_MV_BLOCK_SIZE" },
	{ 0x6e48, "YUV_GEOMATCHL0_MONO_EN" },
	{ 0x6e4c, "YUV_GEOMATCHL0_LMC_BILINEAR" },
	{ 0x6e50, "YUV_GEOMATCHL0_OOBSET_EN" },
	{ 0x6e54, "YUV_GEOMATCHL0_OOBSET_VALUE" },
	{ 0x7000, "STAT_MVCONTROLLER_ENABLE" },
	{ 0x7004, "STAT_MVCONTROLLER_MV_IN_SIZE" },
	{ 0x7008, "STAT_MVCONTROLLER_MV_OUT_SIZE" },
	{ 0x700c, "STAT_MVCONTROLLER_MVF_RESIZE_EN" },
	{ 0x7010, "STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR" },
	{ 0x7014, "STAT_MVCONTROLLER_MVF_RESIZE_OFFSET" },
	{ 0x7018, "STAT_MVCONTROLLER_MV_SCALE_FACTOR" },
	{ 0x701c, "STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF" },
	{ 0x7024, "STAT_MVCONTROLLER_CRC" },
	{ 0x7600, "YUV_MIXERL0_ENABLE" },
	{ 0x7604, "YUV_MIXERL0_STILL_EN" },
	{ 0x7608, "YUV_MIXERL0_WGT_UPDATE_EN" },
	{ 0x760c, "YUV_MIXERL0_MODE" },
	{ 0x7610, "YUV_MIXERL0_MINIMUM_FLIT_EN" },
	{ 0x7614, "YUV_MIXERL0_SAD_SHIFT" },
	{ 0x7618, "YUV_MIXERL0_SAD_Y_GAIN" },
	{ 0x7620, "YUV_MIXERL0_THRESH_SLOPE_0_0" },
	{ 0x7624, "YUV_MIXERL0_THRESH_SLOPE_0_2" },
	{ 0x7628, "YUV_MIXERL0_THRESH_SLOPE_0_4" },
	{ 0x762c, "YUV_MIXERL0_THRESH_SLOPE_0_6" },
	{ 0x7630, "YUV_MIXERL0_THRESH_0_0" },
	{ 0x7634, "YUV_MIXERL0_THRESH_0_2" },
	{ 0x7638, "YUV_MIXERL0_THRESH_0_4" },
	{ 0x763c, "YUV_MIXERL0_THRESH_0_6" },
	{ 0x7640, "YUV_MIXERL0_SUB_WEIGHT_0_0" },
	{ 0x7644, "YUV_MIXERL0_SUB_WEIGHT_0_4" },
	{ 0x7648, "YUV_MIXERL0_SUB_THRESH_0_0" },
	{ 0x7650, "YUV_MIXERL0_SUB_THRESH_0_2" },
	{ 0x7654, "YUV_MIXERL0_SUB_THRESH_0_4" },
	{ 0x7658, "YUV_MIXERL0_SUB_THRESH_0_6" },
	{ 0x7660, "YUV_MIXERL0_SUB_THRESH_WIDTH_0_0" },
	{ 0x7664, "YUV_MIXERL0_SUB_THRESH_WIDTH_0_2" },
	{ 0x7668, "YUV_MIXERL0_SUB_THRESH_WIDTH_0_4" },
	{ 0x766c, "YUV_MIXERL0_SUB_THRESH_WIDTH_0_6" },
	{ 0x7670, "YUV_MIXERL0_SUB_THRESH_SLOPE_0_0" },
	{ 0x7674, "YUV_MIXERL0_SUB_THRESH_SLOPE_0_2" },
	{ 0x7678, "YUV_MIXERL0_SUB_THRESH_SLOPE_0_4" },
	{ 0x767c, "YUV_MIXERL0_SUB_THRESH_SLOPE_0_6" },
	{ 0x7680, "YUV_MIXERL0_WGT_SAD" },
	{ 0x7684, "YUV_MIXERL0_WGT_PD" },
	{ 0x7688, "YUV_MIXERL0_WGT_ZSAD" },
	{ 0x768c, "YUV_MIXERL0_WGT_MOTION_UNCERT" },
	{ 0x7690, "YUV_MIXERL0_COST_SHIFT" },
	{ 0x7694, "YUV_MIXERL0_YUV_MERGING_SEP" },
	{ 0x7698, "YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV" },
	{ 0x769c, "YUV_MIXERL0_INHERITANCE_WEIGHT_FRACS" },
	{ 0x76a0, "YUV_MIXERL0_MAX_INHERITANCE_WEIGHT" },
	{ 0x76a4, "YUV_MIXERL0_UPDATE_WGTTOMEM_EN" },
	{ 0x76a8, "YUV_MIXERL0_WEIGHT_UPDATE_OOB_EN" },
	{ 0x76ac, "YUV_MIXERL0_TNR_MONO_EN" },
	{ 0x76b0, "YUV_MIXERL0_LUMA_ANCHOR_0_0" },
	{ 0x76b4, "YUV_MIXERL0_LUMA_ANCHOR_0_2" },
	{ 0x76b8, "YUV_MIXERL0_LUMA_ANCHOR_0_4" },
	{ 0x76bc, "YUV_MIXERL0_LUMA_ANCHOR_0_6" },
	{ 0x76c0, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x76c4, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x76c8, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x76cc, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x76d0, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0" },
	{ 0x76d4, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2" },
	{ 0x76d8, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4" },
	{ 0x76dc, "YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_6" },
	{ 0x76e0, "YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0" },
	{ 0x76e4, "YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2" },
	{ 0x76e8, "YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4" },
	{ 0x76ec, "YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_6" },
	{ 0x76f0, "YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x76f4, "YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x76f8, "YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x76fc, "YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7700, "YUV_MIXERL0_LF_HF_DECOMP_EN" },
	{ 0x7704, "YUV_MIXERL0_OUTPUT_WGT_MODE" },
	{ 0x7708, "YUV_MIXERL0_BINNING_X" },
	{ 0x770c, "YUV_MIXERL0_BINNING_Y" },
	{ 0x7710, "YUV_MIXERL0_BIQUAD_SCALE_SHIFT_ADDER" },
	{ 0x7714, "YUV_MIXERL0_BIQUAD_FACTOR_A_Y" },
	{ 0x7718, "YUV_MIXERL0_RADIAL_CENTER_X" },
	{ 0x771c, "YUV_MIXERL0_RADIAL_THRESH_LIMIT" },
	{ 0x7720, "YUV_MIXERL0_RADIAL_TUNE_SHIFT" },
	{ 0x7724, "YUV_MIXERL0_ELLIPTIC_FACTOR" },
	{ 0x7728, "YUV_MIXERL0_MC_REFINE_EN" },
	{ 0x772c, "YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN" },
	{ 0x7730, "YUV_MIXERL0_DLFE_WGT_EN" },
	{ 0x7734, "YUV_MIXERL0_COST_EN" },
	{ 0x7738, "YUV_MIXERL0_FLAT_COST_MIN_MAX" },
	{ 0x773c, "YUV_MIXERL0_FLAT_COST" },
	{ 0x7740, "YUV_MIXERL0_LUMA_SCALE_RATIO" },
	{ 0x7744, "YUV_MIXERL0_PD" },
	{ 0x7748, "YUV_MIXERL0_PEDESTAL" },
	{ 0x7750, "YUV_MIXERL0_SEGVEC_THRESHOLD_EN" },
	{ 0x7754, "YUV_MIXERL0_SEGVEC_SEGMENT_EN" },
	{ 0x7758, "YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0" },
	{ 0x775c, "YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4" },
	{ 0x7760, "YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0" },
	{ 0x7764, "YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4" },
	{ 0x7768, "YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0" },
	{ 0x776c, "YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4" },
	{ 0x7770, "YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0" },
	{ 0x7774, "YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2" },
	{ 0x7778, "YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4" },
	{ 0x777c, "YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6" },
	{ 0x7780, "YUV_MIXERL0_SEGVEC_THRESH_0_0" },
	{ 0x7784, "YUV_MIXERL0_SEGVEC_THRESH_0_2" },
	{ 0x7788, "YUV_MIXERL0_SEGVEC_THRESH_0_4" },
	{ 0x778c, "YUV_MIXERL0_SEGVEC_THRESH_0_6" },
	{ 0x7790, "YUV_MIXERL0_MOTION_UNCERT_RADIAL_OFF_EN" },
	{ 0x7794, "YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE" },
	{ 0x7798, "YUV_MIXERL0_WGT_LAYER_BLENDING" },
	{ 0x779c, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_0" },
	{ 0x77a0, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_1" },
	{ 0x77a4, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_2" },
	{ 0x77a8, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_3" },
	{ 0x77ac, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_4" },
	{ 0x77b0, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_5" },
	{ 0x77b4, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_6" },
	{ 0x77b8, "YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_7" },
	{ 0x77bc, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_0" },
	{ 0x77c0, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_1" },
	{ 0x77c4, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_2" },
	{ 0x77c8, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_3" },
	{ 0x77cc, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_4" },
	{ 0x77d0, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_5" },
	{ 0x77d4, "YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_6" },
	{ 0x7a00, "STAT_SEGMAPPING_BYPASS" },
	{ 0x7a04, "STAT_SEGMAPPING_MIXER_0" },
	{ 0x7a08, "STAT_SEGMAPPING_MIXER_1" },
	{ 0x7b00, "YUV_CROPCLEANOTFL0_BYPASS" },
	{ 0x7b04, "YUV_CROPCLEANOTFL0_START" },
	{ 0x7b08, "YUV_CROPCLEANOTFL0_SIZE" },
	{ 0x7b80, "YUV_CROPCLEANDMAL0_BYPASS" },
	{ 0x7b84, "YUV_CROPCLEANDMAL0_START" },
	{ 0x7b88, "YUV_CROPCLEANDMAL0_SIZE" },
	{ 0x7bc0, "YUV_CROPWEIGHTDMAL0_BYPASS" },
	{ 0x7bc4, "YUV_CROPWEIGHTDMAL0_START" },
	{ 0x7bc8, "YUV_CROPWEIGHTDMAL0_SIZE" },
	{ 0x7e00, "YUV_CRC_LBCTRL_IN" },
	{ 0x7e04, "YUV_CRC_MIXER_OUT" },
	{ 0x7e08, "YUV_CRC_CMN_WDMA_IN" },
};

#define MTNR0_R_CMDQ_ENABLE 0x0000
#define MTNR0_R_CMDQ_STOP_CRPT_ENABLE 0x0008
#define MTNR0_R_SW_RESET 0x0010
#define MTNR0_R_SW_CORE_RESET 0x0014
#define MTNR0_R_SW_APB_RESET 0x0018
#define MTNR0_R_TRANS_STOP_REQ 0x001c
#define MTNR0_R_TRANS_STOP_REQ_RDY 0x0020
#define MTNR0_R_IP_APG_MODE 0x0028
#define MTNR0_R_IP_CLOCK_DOWN_MODE 0x002c
#define MTNR0_R_IP_PROCESSING 0x0030
#define MTNR0_R_FORCE_INTERNAL_CLOCK 0x0034
#define MTNR0_R_DEBUG_CLOCK_ENABLE 0x0038
#define MTNR0_R_IP_POST_FRAME_GAP 0x003c
#define MTNR0_R_IP_DRCG_ENABLE 0x0040
#define MTNR0_R_AUTO_IGNORE_INTERRUPT_ENABLE 0x0050
#define MTNR0_R_IP_USE_SW_FINISH_COND 0x0058
#define MTNR0_R_SW_FINISH_COND_ENABLE 0x005c
#define MTNR0_R_IP_CORRUPTED_COND_ENABLE 0x006c
#define MTNR0_R_IP_USE_OTF_PATH_67 0x0074
#define MTNR0_R_IP_USE_OTF_PATH_45 0x0078
#define MTNR0_R_IP_USE_OTF_PATH_23 0x007c
#define MTNR0_R_IP_USE_OTF_PATH_01 0x0080
#define MTNR0_R_IP_USE_CINFIFO_NEW_FRAME_IN 0x0084
#define MTNR0_R_SECU_CTRL_TZINFO_ICTRL 0x00c8
#define MTNR0_R_ICTRL_CSUB_BASE_ADDR 0x00d0
#define MTNR0_R_ICTRL_CSUB_RECV_TURN_OFF_MSG 0x00d4
#define MTNR0_R_ICTRL_CSUB_RECV_IP_INFO_MSG 0x00d8
#define MTNR0_R_ICTRL_CSUB_CONNECTION_TEST_MSG 0x00dc
#define MTNR0_R_ICTRL_CSUB_MSG_SEND_ENABLE 0x00e0
#define MTNR0_R_ICTRL_CSUB_INT0_EV_ENABLE 0x00e4
#define MTNR0_R_ICTRL_CSUB_INT1_EV_ENABLE 0x00e8
#define MTNR0_R_ICTRL_CSUB_IP_S_EV_ENABLE 0x00ec
#define MTNR0_R_YUV_MAIN_CTRL_VERSION 0x0200
#define MTNR0_R_YUV_MAIN_CTRL_OTF_SEG_EN 0x0204
#define MTNR0_R_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN 0x0208
#define MTNR0_R_YUV_MAIN_CTRL_L0_BYPASS 0x020c
#define MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L0 0x0210
#define MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1 0x0214
#define MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4 0x0218
#define MTNR0_R_YUV_MAIN_CTRL_CRC_EN 0x0220
#define MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERRDMA_BYPASS 0x0240
#define MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERRDMA_LSHIFT 0x0244
#define MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERWDMA_BYPASS 0x0260
#define MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERWDMA_RSHIFT 0x0264
#define MTNR0_R_YUV_DTPL0_CTRL 0x0280
#define MTNR0_R_YUV_DTPL0_TEST_DATA_Y 0x0284
#define MTNR0_R_YUV_DTPL0_STREAM_CRC 0x0290
#define MTNR0_R_CMDQ_QUE_CMD_H 0x0400
#define MTNR0_R_CMDQ_QUE_CMD_M 0x0404
#define MTNR0_R_CMDQ_QUE_CMD_L 0x0408
#define MTNR0_R_CMDQ_ADD_TO_QUEUE_0 0x040c
#define MTNR0_R_CMDQ_AUTO_CONV_ENABLE 0x0418
#define MTNR0_R_CMDQ_LOCK 0x0440
#define MTNR0_R_CMDQ_CTRL_SETSEL_EN 0x0450
#define MTNR0_R_CMDQ_SETSEL 0x0454
#define MTNR0_R_CMDQ_FLUSH_QUEUE_0 0x0460
#define MTNR0_R_CMDQ_SWAP_QUEUE_0 0x046c
#define MTNR0_R_CMDQ_ROTATE_QUEUE_0 0x0478
#define MTNR0_R_CMDQ_HOLD_MARK_QUEUE_0 0x0484
#define MTNR0_R_CMDQ_DEBUG_STATUS_PRE_LOAD 0x0494
#define MTNR0_R_CMDQ_VHD_CONTROL 0x049c
#define MTNR0_R_CMDQ_FRAME_COUNTER_INC_TYPE 0x04a0
#define MTNR0_R_CMDQ_FRAME_COUNTER_RESET 0x04a4
#define MTNR0_R_CMDQ_FRAME_COUNTER 0x04a8
#define MTNR0_R_CMDQ_FRAME_ID 0x04ac
#define MTNR0_R_CMDQ_QUEUE_0_INFO 0x04b0
#define MTNR0_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG 0x04b4
#define MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_H 0x04b8
#define MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_M 0x04bc
#define MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_L 0x04c0
#define MTNR0_R_CMDQ_DEBUG_STATUS 0x04ec
#define MTNR0_R_CMDQ_INT 0x04f0
#define MTNR0_R_CMDQ_INT_ENABLE 0x04f4
#define MTNR0_R_CMDQ_INT_STATUS 0x04f8
#define MTNR0_R_CMDQ_INT_CLEAR 0x04fc
#define MTNR0_R_C_LOADER_ENABLE 0x0500
#define MTNR0_R_C_LOADER_RESET 0x0504
#define MTNR0_R_C_LOADER_FAST_MODE 0x0508
#define MTNR0_R_C_LOADER_REMAP_EN 0x050c
#define MTNR0_R_C_LOADER_ACCESS_INTERVAL 0x0510
#define MTNR0_R_C_LOADER_REMAP_00_ADDR 0x0540
#define MTNR0_R_C_LOADER_REMAP_01_ADDR 0x0544
#define MTNR0_R_C_LOADER_REMAP_02_ADDR 0x0548
#define MTNR0_R_C_LOADER_REMAP_03_ADDR 0x054c
#define MTNR0_R_C_LOADER_REMAP_04_ADDR 0x0550
#define MTNR0_R_C_LOADER_REMAP_05_ADDR 0x0554
#define MTNR0_R_C_LOADER_REMAP_06_ADDR 0x0558
#define MTNR0_R_C_LOADER_REMAP_07_ADDR 0x055c
#define MTNR0_R_C_LOADER_LOGICAL_OFFSET_EN 0x0580
#define MTNR0_R_C_LOADER_LOGICAL_OFFSET 0x0584
#define MTNR0_R_C_LOADER_DEBUG_STATUS 0x05c0
#define MTNR0_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER 0x05c4
#define MTNR0_R_C_LOADER_DEBUG_HEADER_APB_COUNTER 0x05c8
#define MTNR0_R_C_LOADER_HEADER_CRC_SEED 0x05e0
#define MTNR0_R_C_LOADER_PAYLOAD_CRC_SEED 0x05e4
#define MTNR0_R_C_LOADER_HEADER_CRC_RESULT 0x05f0
#define MTNR0_R_C_LOADER_PAYLOAD_CRC_RESULT 0x05f4
#define MTNR0_R_COREX_ENABLE 0x0600
#define MTNR0_R_COREX_RESET 0x0604
#define MTNR0_R_COREX_FAST_MODE 0x0608
#define MTNR0_R_COREX_UPDATE_TYPE_0 0x060c
#define MTNR0_R_COREX_UPDATE_TYPE_1 0x0610
#define MTNR0_R_COREX_UPDATE_MODE_0 0x0614
#define MTNR0_R_COREX_UPDATE_MODE_1 0x0618
#define MTNR0_R_COREX_START_0 0x061c
#define MTNR0_R_COREX_START_1 0x0620
#define MTNR0_R_COREX_COPY_FROM_IP_0 0x0624
#define MTNR0_R_COREX_COPY_FROM_IP_1 0x0628
#define MTNR0_R_COREX_STATUS_0 0x062c
#define MTNR0_R_COREX_STATUS_1 0x0630
#define MTNR0_R_COREX_PRE_ADDR_CONFIG 0x0634
#define MTNR0_R_COREX_PRE_DATA_CONFIG 0x0638
#define MTNR0_R_COREX_POST_ADDR_CONFIG 0x063c
#define MTNR0_R_COREX_POST_DATA_CONFIG 0x0640
#define MTNR0_R_COREX_PRE_POST_CONFIG_EN 0x0644
#define MTNR0_R_COREX_TYPE_WRITE 0x0648
#define MTNR0_R_COREX_TYPE_WRITE_TRIGGER 0x064c
#define MTNR0_R_COREX_TYPE_READ 0x0650
#define MTNR0_R_COREX_TYPE_READ_OFFSET 0x0654
#define MTNR0_R_COREX_INT 0x0658
#define MTNR0_R_COREX_INT_STATUS 0x065c
#define MTNR0_R_COREX_INT_CLEAR 0x0660
#define MTNR0_R_COREX_INT_ENABLE 0x0664
#define MTNR0_R_INT_REQ_INT0 0x0800
#define MTNR0_R_INT_REQ_INT0_ENABLE 0x0804
#define MTNR0_R_INT_REQ_INT0_STATUS 0x0808
#define MTNR0_R_INT_REQ_INT0_CLEAR 0x080c
#define MTNR0_R_INT_REQ_INT1 0x0810
#define MTNR0_R_INT_REQ_INT1_ENABLE 0x0814
#define MTNR0_R_INT_REQ_INT1_STATUS 0x0818
#define MTNR0_R_INT_REQ_INT1_CLEAR 0x081c
#define MTNR0_R_INT_HIST_CURINT0 0x0900
#define MTNR0_R_INT_HIST_CURINT0_ENABLE 0x0904
#define MTNR0_R_INT_HIST_CURINT0_STATUS 0x0908
#define MTNR0_R_INT_HIST_CURINT1 0x090c
#define MTNR0_R_INT_HIST_CURINT1_ENABLE 0x0910
#define MTNR0_R_INT_HIST_CURINT1_STATUS 0x0914
#define MTNR0_R_INT_HIST_00_FRAME_ID 0x0918
#define MTNR0_R_INT_HIST_00_INT0 0x091c
#define MTNR0_R_INT_HIST_00_INT1 0x0920
#define MTNR0_R_INT_HIST_01_FRAME_ID 0x0924
#define MTNR0_R_INT_HIST_01_INT0 0x0928
#define MTNR0_R_INT_HIST_01_INT1 0x092c
#define MTNR0_R_INT_HIST_02_FRAME_ID 0x0930
#define MTNR0_R_INT_HIST_02_INT0 0x0934
#define MTNR0_R_INT_HIST_02_INT1 0x0938
#define MTNR0_R_INT_HIST_03_FRAME_ID 0x093c
#define MTNR0_R_INT_HIST_03_INT0 0x0940
#define MTNR0_R_INT_HIST_03_INT1 0x0944
#define MTNR0_R_INT_HIST_04_FRAME_ID 0x0948
#define MTNR0_R_INT_HIST_04_INT0 0x094c
#define MTNR0_R_INT_HIST_04_INT1 0x0950
#define MTNR0_R_INT_HIST_05_FRAME_ID 0x0954
#define MTNR0_R_INT_HIST_05_INT0 0x0958
#define MTNR0_R_INT_HIST_05_INT1 0x095c
#define MTNR0_R_INT_HIST_06_FRAME_ID 0x0960
#define MTNR0_R_INT_HIST_06_INT0 0x0964
#define MTNR0_R_INT_HIST_06_INT1 0x0968
#define MTNR0_R_INT_HIST_07_FRAME_ID 0x096c
#define MTNR0_R_INT_HIST_07_INT0 0x0970
#define MTNR0_R_INT_HIST_07_INT1 0x0974
#define MTNR0_R_SECU_CTRL_SEQID 0x0b00
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_0 0x0b10
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_1 0x0b14
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_2 0x0b18
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_3 0x0b1c
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_4 0x0b20
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_5 0x0b24
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_6 0x0b28
#define MTNR0_R_SECU_CTRL_TZINFO_SEQID_7 0x0b2c
#define MTNR0_R_SECU_OTF_SEQ_ID_PROT_ENABLE 0x0b58
#define MTNR0_R_PERF_MONITOR_ENABLE 0x0c00
#define MTNR0_R_PERF_MONITOR_CLEAR 0x0c04
#define MTNR0_R_PERF_MONITOR_INT_USER_SEL 0x0c08
#define MTNR0_R_PERF_MONITOR_INT_START 0x0c40
#define MTNR0_R_PERF_MONITOR_INT_END 0x0c44
#define MTNR0_R_PERF_MONITOR_INT_USER 0x0c48
#define MTNR0_R_PERF_MONITOR_PROCESS_PRE_CONFIG 0x0c4c
#define MTNR0_R_PERF_MONITOR_PROCESS_FRAME 0x0c50
#define MTNR0_R_IP_VERSION 0x0d00
#define MTNR0_R_COMMON_CTRL_VERSION 0x0d04
#define MTNR0_R_QCH_STATUS 0x0d08
#define MTNR0_R_IDLENESS_STATUS 0x0d0c
#define MTNR0_R_DEBUG_COUNTER_SIG_SEL 0x0d2c
#define MTNR0_R_DEBUG_COUNTER_0 0x0d30
#define MTNR0_R_DEBUG_COUNTER_1 0x0d34
#define MTNR0_R_DEBUG_COUNTER_2 0x0d38
#define MTNR0_R_DEBUG_COUNTER_3 0x0d3c
#define MTNR0_R_IP_BUSY_MONITOR_0 0x0d40
#define MTNR0_R_IP_BUSY_MONITOR_1 0x0d44
#define MTNR0_R_IP_BUSY_MONITOR_2 0x0d48
#define MTNR0_R_IP_BUSY_MONITOR_3 0x0d4c
#define MTNR0_R_IP_STALL_OUT_STATUS_0 0x0d60
#define MTNR0_R_IP_STALL_OUT_STATUS_1 0x0d64
#define MTNR0_R_IP_STALL_OUT_STATUS_2 0x0d68
#define MTNR0_R_IP_STALL_OUT_STATUS_3 0x0d6c
#define MTNR0_R_STOPEN_CRC_STOP_VALID_COUNT 0x0d80
#define MTNR0_R_SFR_ACCESS_LOG_ENABLE 0x0d88
#define MTNR0_R_SFR_ACCESS_LOG_CLEAR 0x0d8c
#define MTNR0_R_SFR_ACCESS_LOG_0 0x0d90
#define MTNR0_R_SFR_ACCESS_LOG_0_ADDRESS 0x0d94
#define MTNR0_R_SFR_ACCESS_LOG_1 0x0d98
#define MTNR0_R_SFR_ACCESS_LOG_1_ADDRESS 0x0d9c
#define MTNR0_R_SFR_ACCESS_LOG_2 0x0da0
#define MTNR0_R_SFR_ACCESS_LOG_2_ADDRESS 0x0da4
#define MTNR0_R_SFR_ACCESS_LOG_3 0x0da8
#define MTNR0_R_SFR_ACCESS_LOG_3_ADDRESS 0x0dac
#define MTNR0_R_IP_ROL_RESET 0x0dd0
#define MTNR0_R_IP_ROL_MODE 0x0dd4
#define MTNR0_R_IP_ROL_SELECT 0x0dd8
#define MTNR0_R_IP_INT_ON_COL_ROW 0x0de0
#define MTNR0_R_IP_INT_ON_COL_ROW_POS 0x0de4
#define MTNR0_R_FREEZE_FOR_DEBUG 0x0de8
#define MTNR0_R_FREEZE_EXTENSION_ENABLE 0x0dec
#define MTNR0_R_FREEZE_EN 0x0df0
#define MTNR0_R_FREEZE_COL_ROW_POS 0x0df4
#define MTNR0_R_FREEZE_CORRUPTED_ENABLE 0x0df8
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_ENABLE 0x0e00
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG 0x0e04
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_STALL_CTRL 0x0e08
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK 0x0e0c
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVALS 0x0e10
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_STATUS 0x0e14
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INPUT_CNT 0x0e18
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_STALL_CNT 0x0e1c
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_FIFO_FULLNESS 0x0e20
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INT 0x0e40
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_ENABLE 0x0e44
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_STATUS 0x0e48
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_CLEAR 0x0e4c
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_CORRUPTED_COND_ENABLE 0x0e50
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_ROL_SELECT 0x0e54
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK_AR 0x0e70
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK_AR 0x0e74
#define MTNR0_R_STAT_CINFIFOMTNR1WGT_STREAM_CRC 0x0e7c
#define MTNR0_R_YUV_COUTFIFOMSNRL0_ENABLE 0x0f00
#define MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG 0x0f04
#define MTNR0_R_YUV_COUTFIFOMSNRL0_STALL_CTRL 0x0f08
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INTERVAL_VBLANK 0x0f0c
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INTERVALS 0x0f10
#define MTNR0_R_YUV_COUTFIFOMSNRL0_STATUS 0x0f14
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INPUT_CNT 0x0f18
#define MTNR0_R_YUV_COUTFIFOMSNRL0_STALL_CNT 0x0f1c
#define MTNR0_R_YUV_COUTFIFOMSNRL0_FIFO_FULLNESS 0x0f20
#define MTNR0_R_YUV_COUTFIFOMSNRL0_VVALID_RISE_MODE 0x0f24
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INT 0x0f40
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INT_ENABLE 0x0f44
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INT_STATUS 0x0f48
#define MTNR0_R_YUV_COUTFIFOMSNRL0_INT_CLEAR 0x0f4c
#define MTNR0_R_YUV_COUTFIFOMSNRL0_CORRUPTED_COND_ENABLE 0x0f50
#define MTNR0_R_YUV_COUTFIFOMSNRL0_ROL_SELECT 0x0f54
#define MTNR0_R_YUV_COUTFIFOMSNRL0_STREAM_CRC 0x0f7c
#define MTNR0_R_YUV_RDMACL_EN 0x1600
#define MTNR0_R_YUV_RDMACL_COMP_CONTROL 0x1604
#define MTNR0_R_YUV_RDMACL_DATA_FORMAT 0x1610
#define MTNR0_R_YUV_RDMACL_MONO_MODE 0x1614
#define MTNR0_R_YUV_RDMACL_WIDTH 0x1620
#define MTNR0_R_YUV_RDMACL_HEIGHT 0x1624
#define MTNR0_R_YUV_RDMACL_IMG_STRIDE_1P 0x1628
#define MTNR0_R_YUV_RDMACL_MAX_MO 0x1640
#define MTNR0_R_YUV_RDMACL_LINEGAP 0x1644
#define MTNR0_R_YUV_RDMACL_BUSINFO 0x164c
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0 0x1650
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1 0x1654
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2 0x1658
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3 0x165c
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4 0x1660
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5 0x1664
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6 0x1668
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7 0x166c
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1670
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1674
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1678
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x167c
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1680
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1684
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1688
#define MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x168c
#define MTNR0_R_YUV_RDMACL_IMG_CRC_1P 0x1790
#define MTNR0_R_YUV_RDMACL_MON_STATUS0 0x17b0
#define MTNR0_R_YUV_RDMACL_MON_STATUS1 0x17b4
#define MTNR0_R_YUV_RDMACL_MON_STATUS2 0x17b8
#define MTNR0_R_YUV_RDMACL_MON_STATUS3 0x17bc
#define MTNR0_R_YUV_RDMACL_CACHE_CONTROL 0x17e0
#define MTNR0_R_YUV_RDMACL_AXI_DEBUG_CONTROL 0x17e4
#define MTNR0_R_STAT_RDMASEGL0_EN 0x1800
#define MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT 0x1810
#define MTNR0_R_STAT_RDMASEGL0_WIDTH 0x1820
#define MTNR0_R_STAT_RDMASEGL0_HEIGHT 0x1824
#define MTNR0_R_STAT_RDMASEGL0_IMG_STRIDE_1P 0x1828
#define MTNR0_R_STAT_RDMASEGL0_MAX_MO 0x1840
#define MTNR0_R_STAT_RDMASEGL0_LINEGAP 0x1844
#define MTNR0_R_STAT_RDMASEGL0_BUSINFO 0x184c
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0 0x1850
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1 0x1854
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2 0x1858
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3 0x185c
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4 0x1860
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5 0x1864
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6 0x1868
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7 0x186c
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1870
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1874
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1878
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x187c
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1880
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1884
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1888
#define MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x188c
#define MTNR0_R_STAT_RDMASEGL0_MON_STATUS0 0x19b0
#define MTNR0_R_STAT_RDMASEGL0_MON_STATUS1 0x19b4
#define MTNR0_R_STAT_RDMASEGL0_MON_STATUS2 0x19b8
#define MTNR0_R_STAT_RDMASEGL0_MON_STATUS3 0x19bc
#define MTNR0_R_STAT_RDMASEGL0_AXI_DEBUG_CONTROL 0x19e4
#define MTNR0_R_YUV_RDMACURRINL4Y_EN 0x2000
#define MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL 0x2004
#define MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT 0x2010
#define MTNR0_R_YUV_RDMACURRINL4Y_MONO_MODE 0x2014
#define MTNR0_R_YUV_RDMACURRINL4Y_WIDTH 0x2020
#define MTNR0_R_YUV_RDMACURRINL4Y_HEIGHT 0x2024
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_STRIDE_1P 0x2028
#define MTNR0_R_YUV_RDMACURRINL4Y_MAX_MO 0x2040
#define MTNR0_R_YUV_RDMACURRINL4Y_LINEGAP 0x2044
#define MTNR0_R_YUV_RDMACURRINL4Y_BUSINFO 0x204c
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0 0x2050
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1 0x2054
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2 0x2058
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3 0x205c
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4 0x2060
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5 0x2064
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6 0x2068
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7 0x206c
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2070
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2074
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2078
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x207c
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2080
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2084
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2088
#define MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x208c
#define MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS0 0x21b0
#define MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS1 0x21b4
#define MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS2 0x21b8
#define MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS3 0x21bc
#define MTNR0_R_YUV_RDMACURRINL4Y_CACHE_CONTROL 0x21e0
#define MTNR0_R_YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL 0x21e4
#define MTNR0_R_STAT_RDMAMVGEOMATCH_EN 0x2200
#define MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL 0x2204
#define MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT 0x2210
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MONO_MODE 0x2214
#define MTNR0_R_STAT_RDMAMVGEOMATCH_WIDTH 0x2220
#define MTNR0_R_STAT_RDMAMVGEOMATCH_HEIGHT 0x2224
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P 0x2228
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MAX_MO 0x2240
#define MTNR0_R_STAT_RDMAMVGEOMATCH_LINEGAP 0x2244
#define MTNR0_R_STAT_RDMAMVGEOMATCH_BUSINFO 0x224c
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0 0x2250
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1 0x2254
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2 0x2258
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3 0x225c
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4 0x2260
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5 0x2264
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6 0x2268
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7 0x226c
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2270
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2274
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2278
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x227c
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2280
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2284
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2288
#define MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x228c
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS0 0x23b0
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS1 0x23b4
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS2 0x23b8
#define MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS3 0x23bc
#define MTNR0_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL 0x23e0
#define MTNR0_R_STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL 0x23e4
#define MTNR0_R_STAT_RDMAPREVWGTINL0_EN 0x2400
#define MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL 0x2404
#define MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT 0x2410
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MONO_MODE 0x2414
#define MTNR0_R_STAT_RDMAPREVWGTINL0_WIDTH 0x2420
#define MTNR0_R_STAT_RDMAPREVWGTINL0_HEIGHT 0x2424
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_STRIDE_1P 0x2428
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MAX_MO 0x2440
#define MTNR0_R_STAT_RDMAPREVWGTINL0_LINEGAP 0x2444
#define MTNR0_R_STAT_RDMAPREVWGTINL0_BUSINFO 0x244c
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0 0x2450
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1 0x2454
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2 0x2458
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3 0x245c
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4 0x2460
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5 0x2464
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6 0x2468
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7 0x246c
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2470
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2474
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2478
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x247c
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2480
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2484
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2488
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x248c
#define MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_CRC_1P 0x2590
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS0 0x25b0
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS1 0x25b4
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS2 0x25b8
#define MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS3 0x25bc
#define MTNR0_R_STAT_RDMAPREVWGTINL0_CACHE_CONTROL 0x25e0
#define MTNR0_R_STAT_RDMAPREVWGTINL0_AXI_DEBUG_CONTROL 0x25e4
#define MTNR0_R_YUV_RDMAPREVINL0Y_EN 0x2600
#define MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL 0x2604
#define MTNR0_R_YUV_RDMAPREVINL0Y_COMP_ERROR_MODE 0x2608
#define MTNR0_R_YUV_RDMAPREVINL0Y_COMP_ERROR_VALUE 0x260c
#define MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT 0x2610
#define MTNR0_R_YUV_RDMAPREVINL0Y_MONO_MODE 0x2614
#define MTNR0_R_YUV_RDMAPREVINL0Y_COMP_LOSSY_QUALITY_CONTROL 0x2618
#define MTNR0_R_YUV_RDMAPREVINL0Y_WIDTH 0x2620
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEIGHT 0x2624
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_STRIDE_1P 0x2628
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_STRIDE_1P 0x2634
#define MTNR0_R_YUV_RDMAPREVINL0Y_MAX_MO 0x2640
#define MTNR0_R_YUV_RDMAPREVINL0Y_LINEGAP 0x2644
#define MTNR0_R_YUV_RDMAPREVINL0Y_BUSINFO 0x264c
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0 0x2650
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1 0x2654
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2 0x2658
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3 0x265c
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4 0x2660
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5 0x2664
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6 0x2668
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7 0x266c
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2670
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2674
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2678
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x267c
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2680
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2684
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2688
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x268c
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0 0x2710
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1 0x2714
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2 0x2718
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3 0x271c
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4 0x2720
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5 0x2724
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6 0x2728
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7 0x272c
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2730
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2734
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2738
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x273c
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2740
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2744
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2748
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x274c
#define MTNR0_R_YUV_RDMAPREVINL0Y_IMG_CRC_1P 0x2790
#define MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_CRC_1P 0x279c
#define MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS0 0x27b0
#define MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS1 0x27b4
#define MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS2 0x27b8
#define MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS3 0x27bc
#define MTNR0_R_YUV_RDMAPREVINL0Y_CACHE_CONTROL 0x27e0
#define MTNR0_R_YUV_RDMAPREVINL0Y_AXI_DEBUG_CONTROL 0x27e4
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_EN 0x2800
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL 0x2804
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_ERROR_MODE 0x2808
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_ERROR_VALUE 0x280c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT 0x2810
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MONO_MODE 0x2814
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_LOSSY_QUALITY_CONTROL 0x2818
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_WIDTH 0x2820
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEIGHT 0x2824
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_STRIDE_1P 0x2828
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_STRIDE_1P 0x2834
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MAX_MO 0x2840
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_LINEGAP 0x2844
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_BUSINFO 0x284c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0 0x2850
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1 0x2854
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2 0x2858
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3 0x285c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4 0x2860
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5 0x2864
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6 0x2868
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7 0x286c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2870
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2874
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2878
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x287c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2880
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2884
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2888
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x288c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0 0x2910
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1 0x2914
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2 0x2918
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3 0x291c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4 0x2920
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5 0x2924
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6 0x2928
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7 0x292c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2930
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2934
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2938
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x293c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2940
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2944
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2948
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x294c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_CRC_1P 0x2990
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_CRC_1P 0x299c
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS0 0x29b0
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS1 0x29b4
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS2 0x29b8
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS3 0x29bc
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_CACHE_CONTROL 0x29e0
#define MTNR0_R_YUV_RDMAPREVINL0Y_1_AXI_DEBUG_CONTROL 0x29e4
#define MTNR0_R_YUV_RDMACURRINL0Y_EN 0x3e00
#define MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL 0x3e04
#define MTNR0_R_YUV_RDMACURRINL0Y_COMP_ERROR_MODE 0x3e08
#define MTNR0_R_YUV_RDMACURRINL0Y_COMP_ERROR_VALUE 0x3e0c
#define MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT 0x3e10
#define MTNR0_R_YUV_RDMACURRINL0Y_MONO_MODE 0x3e14
#define MTNR0_R_YUV_RDMACURRINL0Y_COMP_LOSSY_QUALITY_CONTROL 0x3e18
#define MTNR0_R_YUV_RDMACURRINL0Y_WIDTH 0x3e20
#define MTNR0_R_YUV_RDMACURRINL0Y_HEIGHT 0x3e24
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_STRIDE_1P 0x3e28
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_STRIDE_1P 0x3e34
#define MTNR0_R_YUV_RDMACURRINL0Y_MAX_MO 0x3e40
#define MTNR0_R_YUV_RDMACURRINL0Y_LINEGAP 0x3e44
#define MTNR0_R_YUV_RDMACURRINL0Y_BUSINFO 0x3e4c
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0 0x3e50
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1 0x3e54
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2 0x3e58
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3 0x3e5c
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4 0x3e60
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5 0x3e64
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6 0x3e68
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7 0x3e6c
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3e70
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3e74
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3e78
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3e7c
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3e80
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3e84
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3e88
#define MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3e8c
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0 0x3f10
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1 0x3f14
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2 0x3f18
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3 0x3f1c
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4 0x3f20
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5 0x3f24
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6 0x3f28
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7 0x3f2c
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3f30
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3f34
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3f38
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x3f3c
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3f40
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3f44
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3f48
#define MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x3f4c
#define MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS0 0x3fb0
#define MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS1 0x3fb4
#define MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS2 0x3fb8
#define MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS3 0x3fbc
#define MTNR0_R_YUV_RDMACURRINL0Y_CACHE_CONTROL 0x3fe0
#define MTNR0_R_YUV_RDMACURRINL0Y_AXI_DEBUG_CONTROL 0x3fe4
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_EN 0x5400
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL 0x5404
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT 0x5410
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MONO_MODE 0x5414
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_LOSSY_QUALITY_CONTROL 0x5418
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_WIDTH 0x5420
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEIGHT 0x5424
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_STRIDE_1P 0x5428
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_STRIDE_1P 0x5434
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MAX_MO 0x5440
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_LINEGAP 0x5444
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_BUSINFO 0x544c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0 0x5450
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1 0x5454
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2 0x5458
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3 0x545c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4 0x5460
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5 0x5464
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6 0x5468
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7 0x546c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5470
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5474
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5478
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x547c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5480
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5484
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5488
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x548c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0 0x5510
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1 0x5514
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2 0x5518
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3 0x551c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4 0x5520
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5 0x5524
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6 0x5528
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7 0x552c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x5530
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x5534
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x5538
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x553c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x5540
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x5544
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x5548
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x554c
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS0 0x55b0
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS1 0x55b4
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS2 0x55b8
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS3 0x55bc
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_CACHE_CONTROL 0x55e0
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_CONTROL 0x55e4
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_0 0x55e8
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_1 0x55ec
#define MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_2 0x55f0
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_EN 0x6c00
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL 0x6c04
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT 0x6c10
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MONO_MODE 0x6c14
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_WIDTH 0x6c20
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_HEIGHT 0x6c24
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_STRIDE_1P 0x6c28
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MAX_MO 0x6c40
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_LINEGAP 0x6c44
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_BUSINFO 0x6c4c
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0 0x6c50
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1 0x6c54
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2 0x6c58
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3 0x6c5c
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4 0x6c60
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5 0x6c64
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6 0x6c68
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7 0x6c6c
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6c70
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6c74
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6c78
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x6c7c
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6c80
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6c84
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6c88
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x6c8c
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS0 0x6db0
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS1 0x6db4
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS2 0x6db8
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS3 0x6dbc
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_CACHE_CONTROL 0x6de0
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_CONTROL 0x6de4
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_0 0x6de8
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_1 0x6dec
#define MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_2 0x6df0
#define MTNR0_R_YUV_GEOMATCHL0_EN 0x6e00
#define MTNR0_R_YUV_GEOMATCHL0_BYPASS 0x6e04
#define MTNR0_R_YUV_GEOMATCHL0_MATCH_ENABLE 0x6e08
#define MTNR0_R_YUV_GEOMATCHL0_MC_LMC_TNR_MODE 0x6e0c
#define MTNR0_R_YUV_GEOMATCHL0_TNR_WGT_EN 0x6e10
#define MTNR0_R_YUV_GEOMATCHL0_TNR_WGT_BYPASS 0x6e14
#define MTNR0_R_YUV_GEOMATCHL0_TNR_SFR_EN 0x6e18
#define MTNR0_R_YUV_GEOMATCHL0_TNR_SFR 0x6e1c
#define MTNR0_R_YUV_GEOMATCHL0_REF_IMG_SIZE 0x6e20
#define MTNR0_R_YUV_GEOMATCHL0_REF_ROI_START 0x6e24
#define MTNR0_R_YUV_GEOMATCHL0_ROI_SIZE 0x6e28
#define MTNR0_R_YUV_GEOMATCHL0_SCH_IMG_SIZE 0x6e2c
#define MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_START 0x6e30
#define MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE 0x6e34
#define MTNR0_R_YUV_GEOMATCHL0_SCH_ROI_START 0x6e38
#define MTNR0_R_YUV_GEOMATCHL0_MV_SIZE 0x6e3c
#define MTNR0_R_YUV_GEOMATCHL0_MV_BLOCK_SIZE 0x6e40
#define MTNR0_R_YUV_GEOMATCHL0_MONO_EN 0x6e48
#define MTNR0_R_YUV_GEOMATCHL0_LMC_BILINEAR 0x6e4c
#define MTNR0_R_YUV_GEOMATCHL0_OOBSET_EN 0x6e50
#define MTNR0_R_YUV_GEOMATCHL0_OOBSET_VALUE 0x6e54
#define MTNR0_R_STAT_MVCONTROLLER_ENABLE 0x7000
#define MTNR0_R_STAT_MVCONTROLLER_MV_IN_SIZE 0x7004
#define MTNR0_R_STAT_MVCONTROLLER_MV_OUT_SIZE 0x7008
#define MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_EN 0x700c
#define MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR 0x7010
#define MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET 0x7014
#define MTNR0_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR 0x7018
#define MTNR0_R_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF 0x701c
#define MTNR0_R_STAT_MVCONTROLLER_CRC 0x7024
#define MTNR0_R_YUV_MIXERL0_ENABLE 0x7600
#define MTNR0_R_YUV_MIXERL0_STILL_EN 0x7604
#define MTNR0_R_YUV_MIXERL0_WGT_UPDATE_EN 0x7608
#define MTNR0_R_YUV_MIXERL0_MODE 0x760c
#define MTNR0_R_YUV_MIXERL0_MINIMUM_FLIT_EN 0x7610
#define MTNR0_R_YUV_MIXERL0_SAD_SHIFT 0x7614
#define MTNR0_R_YUV_MIXERL0_SAD_Y_GAIN 0x7618
#define MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_0 0x7620
#define MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_2 0x7624
#define MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_4 0x7628
#define MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_6 0x762c
#define MTNR0_R_YUV_MIXERL0_THRESH_0_0 0x7630
#define MTNR0_R_YUV_MIXERL0_THRESH_0_2 0x7634
#define MTNR0_R_YUV_MIXERL0_THRESH_0_4 0x7638
#define MTNR0_R_YUV_MIXERL0_THRESH_0_6 0x763c
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_0 0x7640
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_4 0x7644
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_0 0x7648
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_2 0x7650
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_4 0x7654
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_6 0x7658
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_0 0x7660
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_2 0x7664
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_4 0x7668
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_6 0x766c
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_0 0x7670
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_2 0x7674
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_4 0x7678
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_6 0x767c
#define MTNR0_R_YUV_MIXERL0_WGT_SAD 0x7680
#define MTNR0_R_YUV_MIXERL0_WGT_PD 0x7684
#define MTNR0_R_YUV_MIXERL0_WGT_ZSAD 0x7688
#define MTNR0_R_YUV_MIXERL0_WGT_MOTION_UNCERT 0x768c
#define MTNR0_R_YUV_MIXERL0_COST_SHIFT 0x7690
#define MTNR0_R_YUV_MIXERL0_YUV_MERGING_SEP 0x7694
#define MTNR0_R_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV 0x7698
#define MTNR0_R_YUV_MIXERL0_INHERITANCE_WEIGHT_FRACS 0x769c
#define MTNR0_R_YUV_MIXERL0_MAX_INHERITANCE_WEIGHT 0x76a0
#define MTNR0_R_YUV_MIXERL0_UPDATE_WGTTOMEM_EN 0x76a4
#define MTNR0_R_YUV_MIXERL0_WEIGHT_UPDATE_OOB_EN 0x76a8
#define MTNR0_R_YUV_MIXERL0_TNR_MONO_EN 0x76ac
#define MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_0 0x76b0
#define MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_2 0x76b4
#define MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_4 0x76b8
#define MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_6 0x76bc
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0 0x76c0
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2 0x76c4
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4 0x76c8
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_6 0x76cc
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0 0x76d0
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2 0x76d4
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4 0x76d8
#define MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_6 0x76dc
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0 0x76e0
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2 0x76e4
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4 0x76e8
#define MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_6 0x76ec
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0 0x76f0
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2 0x76f4
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4 0x76f8
#define MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_6 0x76fc
#define MTNR0_R_YUV_MIXERL0_LF_HF_DECOMP_EN 0x7700
#define MTNR0_R_YUV_MIXERL0_OUTPUT_WGT_MODE 0x7704
#define MTNR0_R_YUV_MIXERL0_BINNING_X 0x7708
#define MTNR0_R_YUV_MIXERL0_BINNING_Y 0x770c
#define MTNR0_R_YUV_MIXERL0_BIQUAD_SCALE_SHIFT_ADDER 0x7710
#define MTNR0_R_YUV_MIXERL0_BIQUAD_FACTOR_A_Y 0x7714
#define MTNR0_R_YUV_MIXERL0_RADIAL_CENTER_X 0x7718
#define MTNR0_R_YUV_MIXERL0_RADIAL_THRESH_LIMIT 0x771c
#define MTNR0_R_YUV_MIXERL0_RADIAL_TUNE_SHIFT 0x7720
#define MTNR0_R_YUV_MIXERL0_ELLIPTIC_FACTOR 0x7724
#define MTNR0_R_YUV_MIXERL0_MC_REFINE_EN 0x7728
#define MTNR0_R_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN 0x772c
#define MTNR0_R_YUV_MIXERL0_DLFE_WGT_EN 0x7730
#define MTNR0_R_YUV_MIXERL0_COST_EN 0x7734
#define MTNR0_R_YUV_MIXERL0_FLAT_COST_MIN_MAX 0x7738
#define MTNR0_R_YUV_MIXERL0_FLAT_COST 0x773c
#define MTNR0_R_YUV_MIXERL0_LUMA_SCALE_RATIO 0x7740
#define MTNR0_R_YUV_MIXERL0_PD 0x7744
#define MTNR0_R_YUV_MIXERL0_PEDESTAL 0x7748
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESHOLD_EN 0x7750
#define MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN 0x7754
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0 0x7758
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4 0x775c
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0 0x7760
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4 0x7764
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0 0x7768
#define MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4 0x776c
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0 0x7770
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2 0x7774
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4 0x7778
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6 0x777c
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_0 0x7780
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_2 0x7784
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_4 0x7788
#define MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_6 0x778c
#define MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_OFF_EN 0x7790
#define MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE 0x7794
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING 0x7798
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_0 0x779c
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_1 0x77a0
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_2 0x77a4
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_3 0x77a8
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_4 0x77ac
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_5 0x77b0
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_6 0x77b4
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_7 0x77b8
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_0 0x77bc
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_1 0x77c0
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_2 0x77c4
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_3 0x77c8
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_4 0x77cc
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_5 0x77d0
#define MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_6 0x77d4
#define MTNR0_R_STAT_SEGMAPPING_BYPASS 0x7a00
#define MTNR0_R_STAT_SEGMAPPING_MIXER_0 0x7a04
#define MTNR0_R_STAT_SEGMAPPING_MIXER_1 0x7a08
#define MTNR0_R_YUV_CROPCLEANOTFL0_BYPASS 0x7b00
#define MTNR0_R_YUV_CROPCLEANOTFL0_START 0x7b04
#define MTNR0_R_YUV_CROPCLEANOTFL0_SIZE 0x7b08
#define MTNR0_R_YUV_CROPCLEANDMAL0_BYPASS 0x7b80
#define MTNR0_R_YUV_CROPCLEANDMAL0_START 0x7b84
#define MTNR0_R_YUV_CROPCLEANDMAL0_SIZE 0x7b88
#define MTNR0_R_YUV_CROPWEIGHTDMAL0_BYPASS 0x7bc0
#define MTNR0_R_YUV_CROPWEIGHTDMAL0_START 0x7bc4
#define MTNR0_R_YUV_CROPWEIGHTDMAL0_SIZE 0x7bc8
#define MTNR0_R_YUV_CRC_LBCTRL_IN 0x7e00
#define MTNR0_R_YUV_CRC_MIXER_OUT 0x7e04
#define MTNR0_R_YUV_CRC_CMN_WDMA_IN 0x7e08

enum mtnr0_fields {
	MTNR0_F_CMDQ_ENABLE,
	MTNR0_F_CMDQ_STOP_CRPT_ENABLE,
	MTNR0_F_SW_RESET,
	MTNR0_F_SW_CORE_RESET,
	MTNR0_F_SW_APB_RESET,
	MTNR0_F_TRANS_STOP_REQ,
	MTNR0_F_TRANS_STOP_REQ_RDY,
	MTNR0_F_IP_APG_MODE,
	MTNR0_F_IP_CLOCK_DOWN_MODE,
	MTNR0_F_IP_PROCESSING,
	MTNR0_F_FORCE_INTERNAL_CLOCK,
	MTNR0_F_DEBUG_CLOCK_ENABLE,
	MTNR0_F_IP_POST_FRAME_GAP,
	MTNR0_F_IP_DRCG_ENABLE,
	MTNR0_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MTNR0_F_IP_USE_SW_FINISH_COND,
	MTNR0_F_SW_FINISH_COND_ENABLE,
	MTNR0_F_IP_CORRUPTED_COND_ENABLE,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_6,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_7,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_6,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_7,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_4,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_5,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_4,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_5,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_2,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_3,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_2,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_3,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_0,
	MTNR0_F_IP_USE_OTF_IN_FOR_PATH_1,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MTNR0_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MTNR0_F_SECU_CTRL_TZINFO_ICTRL,
	MTNR0_F_ICTRL_CSUB_BASE_ADDR,
	MTNR0_F_ICTRL_CSUB_RECV_TURN_OFF_MSG,
	MTNR0_F_ICTRL_CSUB_RECV_IP_INFO_MSG,
	MTNR0_F_ICTRL_CSUB_CONNECTION_TEST_MSG,
	MTNR0_F_ICTRL_CSUB_MSG_SEND_ENABLE,
	MTNR0_F_ICTRL_CSUB_INT0_EV_ENABLE,
	MTNR0_F_ICTRL_CSUB_INT1_EV_ENABLE,
	MTNR0_F_ICTRL_CSUB_IP_S_EV_ENABLE,
	MTNR0_F_YUV_MTNR0_VERSION,
	MTNR0_F_YUV_OTF_SEG_EN,
	MTNR0_F_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN,
	MTNR0_F_YUV_MAIN_CTRL_L0_BYPASS,
	MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L0,
	MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L0,
	MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L1,
	MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L1,
	MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L4,
	MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L4,
	MTNR0_F_YUV_CRC_SEED,
	MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_BYPASS,
	MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_LSHIFT_Y,
	MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_OFFSET_Y,
	MTNR0_F_YUV_DATASHIFTERWDMAL0_BYPASS,
	MTNR0_F_YUV_DATASHIFTERWDMAL0_RSHIFT_Y,
	MTNR0_F_YUV_DATASHIFTERWDMAL0_OFFSET_Y,
	MTNR0_F_YUV_DTPL0_BYPASS,
	MTNR0_F_YUV_DTPL0_TEST_PATTERN_MODE,
	MTNR0_F_YUV_DTPL0_YUV_STANDARD,
	MTNR0_F_YUV_DTPL0_TEST_DATA_Y,
	MTNR0_F_YUV_DTPL0_CRC_SEED,
	MTNR0_F_YUV_DTPL0_CRC_RESULT,
	MTNR0_F_CMDQ_QUE_CMD_BASE_ADDR,
	MTNR0_F_CMDQ_QUE_CMD_HEADER_NUM,
	MTNR0_F_CMDQ_QUE_CMD_SETTING_MODE,
	MTNR0_F_CMDQ_QUE_CMD_HOLD_MODE,
	MTNR0_F_CMDQ_QUE_CMD_FRAME_ID,
	MTNR0_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MTNR0_F_CMDQ_QUE_CMD_FRO_INDEX,
	MTNR0_F_CMDQ_ADD_TO_QUEUE_0,
	MTNR0_F_CMDQ_AUTO_CONV_ENABLE,
	MTNR0_F_CMDQ_POP_LOCK,
	MTNR0_F_CMDQ_RELOAD_LOCK,
	MTNR0_F_CMDQ_CTRL_SETSEL_EN,
	MTNR0_F_CMDQ_SETSEL,
	MTNR0_F_CMDQ_FLUSH_QUEUE_0,
	MTNR0_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MTNR0_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MTNR0_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MTNR0_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MTNR0_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MTNR0_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MTNR0_F_CMDQ_HM_QUEUE_0_TRIG,
	MTNR0_F_CMDQ_HM_QUEUE_0,
	MTNR0_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MTNR0_F_CMDQ_CHARGED_FRAME_ID,
	MTNR0_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MTNR0_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	MTNR0_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	MTNR0_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MTNR0_F_CMDQ_FRAME_COUNTER_RESET,
	MTNR0_F_CMDQ_FRAME_COUNTER,
	MTNR0_F_CMDQ_PRE_FRAME_ID,
	MTNR0_F_CMDQ_CURRENT_FRAME_ID,
	MTNR0_F_CMDQ_QUEUE_0_FULLNESS,
	MTNR0_F_CMDQ_QUEUE_0_WPTR,
	MTNR0_F_CMDQ_QUEUE_0_RPTR,
	MTNR0_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MTNR0_F_CMDQ_DEBUG_PROCESS,
	MTNR0_F_CMDQ_DEBUG_HOLD,
	MTNR0_F_CMDQ_DEBUG_PERIOD,
	MTNR0_F_CMDQ_INT,
	MTNR0_F_CMDQ_INT_ENABLE,
	MTNR0_F_CMDQ_INT_STATUS,
	MTNR0_F_CMDQ_INT_CLEAR,
	MTNR0_F_C_LOADER_ENABLE,
	MTNR0_F_C_LOADER_RESET,
	MTNR0_F_C_LOADER_FAST_MODE,
	MTNR0_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MTNR0_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MTNR0_F_C_LOADER_REMAP_SETSEL_EN,
	MTNR0_F_C_LOADER_ACCESS_INTERVAL,
	MTNR0_F_C_LOADER_REMAP_00_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_00_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_01_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_01_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_02_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_02_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_03_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_03_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_04_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_04_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_05_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_05_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_06_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_06_SETB_ADDR,
	MTNR0_F_C_LOADER_REMAP_07_SETA_ADDR,
	MTNR0_F_C_LOADER_REMAP_07_SETB_ADDR,
	MTNR0_F_C_LOADER_LOGICAL_OFFSET_EN,
	MTNR0_F_C_LOADER_LOGICAL_OFFSET_IP,
	MTNR0_F_C_LOADER_LOGICAL_OFFSET_VOTF_R,
	MTNR0_F_C_LOADER_LOGICAL_OFFSET_VOTF_W,
	MTNR0_F_C_LOADER_BUSY,
	MTNR0_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MTNR0_F_C_LOADER_NUM_OF_HEADER_REQED,
	MTNR0_F_C_LOADER_NUM_OF_HEADER_APBED,
	MTNR0_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MTNR0_F_C_LOADER_HEADER_CRC_SEED,
	MTNR0_F_C_LOADER_PAYLOAD_CRC_SEED,
	MTNR0_F_C_LOADER_HEADER_CRC_RESULT,
	MTNR0_F_C_LOADER_PAYLOAD_CRC_RESULT,
	MTNR0_F_COREX_ENABLE,
	MTNR0_F_COREX_RESET,
	MTNR0_F_COREX_FAST_MODE,
	MTNR0_F_COREX_UPDATE_TYPE_0,
	MTNR0_F_COREX_UPDATE_TYPE_1,
	MTNR0_F_COREX_UPDATE_MODE_0,
	MTNR0_F_COREX_UPDATE_MODE_1,
	MTNR0_F_COREX_START_0,
	MTNR0_F_COREX_START_1,
	MTNR0_F_COREX_COPY_FROM_IP_0,
	MTNR0_F_COREX_COPY_FROM_IP_1,
	MTNR0_F_COREX_BUSY_0,
	MTNR0_F_COREX_IP_SET_0,
	MTNR0_F_COREX_BUSY_1,
	MTNR0_F_COREX_IP_SET_1,
	MTNR0_F_COREX_PRE_ADDR_CONFIG,
	MTNR0_F_COREX_PRE_DATA_CONFIG,
	MTNR0_F_COREX_POST_ADDR_CONFIG,
	MTNR0_F_COREX_POST_DATA_CONFIG,
	MTNR0_F_COREX_PRE_CONFIG_EN,
	MTNR0_F_COREX_POST_CONFIG_EN,
	MTNR0_F_COREX_TYPE_WRITE,
	MTNR0_F_COREX_TYPE_WRITE_TRIGGER,
	MTNR0_F_COREX_TYPE_READ,
	MTNR0_F_COREX_TYPE_READ_OFFSET,
	MTNR0_F_COREX_INT,
	MTNR0_F_COREX_INT_STATUS,
	MTNR0_F_COREX_INT_CLEAR,
	MTNR0_F_COREX_INT_ENABLE,
	MTNR0_F_INT_REQ_INT0,
	MTNR0_F_INT_REQ_INT0_ENABLE,
	MTNR0_F_INT_REQ_INT0_STATUS,
	MTNR0_F_INT_REQ_INT0_CLEAR,
	MTNR0_F_INT_REQ_INT1,
	MTNR0_F_INT_REQ_INT1_ENABLE,
	MTNR0_F_INT_REQ_INT1_STATUS,
	MTNR0_F_INT_REQ_INT1_CLEAR,
	MTNR0_F_INT_HIST_CURINT0,
	MTNR0_F_INT_HIST_CURINT0_ENABLE,
	MTNR0_F_INT_HIST_CURINT0_STATUS,
	MTNR0_F_INT_HIST_CURINT1,
	MTNR0_F_INT_HIST_CURINT1_ENABLE,
	MTNR0_F_INT_HIST_CURINT1_STATUS,
	MTNR0_F_INT_HIST_00_FRAME_ID,
	MTNR0_F_INT_HIST_00_INT0,
	MTNR0_F_INT_HIST_00_INT1,
	MTNR0_F_INT_HIST_01_FRAME_ID,
	MTNR0_F_INT_HIST_01_INT0,
	MTNR0_F_INT_HIST_01_INT1,
	MTNR0_F_INT_HIST_02_FRAME_ID,
	MTNR0_F_INT_HIST_02_INT0,
	MTNR0_F_INT_HIST_02_INT1,
	MTNR0_F_INT_HIST_03_FRAME_ID,
	MTNR0_F_INT_HIST_03_INT0,
	MTNR0_F_INT_HIST_03_INT1,
	MTNR0_F_INT_HIST_04_FRAME_ID,
	MTNR0_F_INT_HIST_04_INT0,
	MTNR0_F_INT_HIST_04_INT1,
	MTNR0_F_INT_HIST_05_FRAME_ID,
	MTNR0_F_INT_HIST_05_INT0,
	MTNR0_F_INT_HIST_05_INT1,
	MTNR0_F_INT_HIST_06_FRAME_ID,
	MTNR0_F_INT_HIST_06_INT0,
	MTNR0_F_INT_HIST_06_INT1,
	MTNR0_F_INT_HIST_07_FRAME_ID,
	MTNR0_F_INT_HIST_07_INT0,
	MTNR0_F_INT_HIST_07_INT1,
	MTNR0_F_SECU_CTRL_SEQID,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_0,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_1,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_2,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_3,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_4,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_5,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_6,
	MTNR0_F_SECU_CTRL_TZINFO_SEQID_7,
	MTNR0_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MTNR0_F_PERF_MONITOR_ENABLE,
	MTNR0_F_PERF_MONITOR_CLEAR,
	MTNR0_F_PERF_MONITOR_INT_USER_SEL,
	MTNR0_F_PERF_MONITOR_INT_START,
	MTNR0_F_PERF_MONITOR_INT_END,
	MTNR0_F_PERF_MONITOR_INT_USER,
	MTNR0_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MTNR0_F_PERF_MONITOR_PROCESS_FRAME,
	MTNR0_F_IP_MICRO,
	MTNR0_F_IP_MINOR,
	MTNR0_F_IP_MAJOR,
	MTNR0_F_CTRL_MICRO,
	MTNR0_F_CTRL_MINOR,
	MTNR0_F_CTRL_MAJOR,
	MTNR0_F_QCH_STATUS,
	MTNR0_F_IDLENESS_STATUS,
	MTNR0_F_CHAIN_IDLENESS_STATUS,
	MTNR0_F_DEBUG_COUNTER_0_SIG_SEL,
	MTNR0_F_DEBUG_COUNTER_1_SIG_SEL,
	MTNR0_F_DEBUG_COUNTER_2_SIG_SEL,
	MTNR0_F_DEBUG_COUNTER_3_SIG_SEL,
	MTNR0_F_DEBUG_COUNTER_0,
	MTNR0_F_DEBUG_COUNTER_1,
	MTNR0_F_DEBUG_COUNTER_2,
	MTNR0_F_DEBUG_COUNTER_3,
	MTNR0_F_IP_BUSY_MONITOR_0,
	MTNR0_F_IP_BUSY_MONITOR_1,
	MTNR0_F_IP_BUSY_MONITOR_2,
	MTNR0_F_IP_BUSY_MONITOR_3,
	MTNR0_F_IP_STALL_OUT_STATUS_0,
	MTNR0_F_IP_STALL_OUT_STATUS_1,
	MTNR0_F_IP_STALL_OUT_STATUS_2,
	MTNR0_F_IP_STALL_OUT_STATUS_3,
	MTNR0_F_STOPEN_CRC_STOP_VALID_COUNT,
	MTNR0_F_SFR_ACCESS_LOG_ENABLE,
	MTNR0_F_SFR_ACCESS_LOG_CLEAR,
	MTNR0_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	MTNR0_F_SFR_ACCESS_LOG_0,
	MTNR0_F_SFR_ACCESS_LOG_0_ADDRESS,
	MTNR0_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	MTNR0_F_SFR_ACCESS_LOG_1,
	MTNR0_F_SFR_ACCESS_LOG_1_ADDRESS,
	MTNR0_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	MTNR0_F_SFR_ACCESS_LOG_2,
	MTNR0_F_SFR_ACCESS_LOG_2_ADDRESS,
	MTNR0_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	MTNR0_F_SFR_ACCESS_LOG_3,
	MTNR0_F_SFR_ACCESS_LOG_3_ADDRESS,
	MTNR0_F_IP_ROL_RESET,
	MTNR0_F_IP_ROL_MODE,
	MTNR0_F_IP_ROL_SELECT,
	MTNR0_F_IP_INT_SRC_SEL,
	MTNR0_F_IP_INT_COL_EN,
	MTNR0_F_IP_INT_ROW_EN,
	MTNR0_F_IP_INT_COL_POS,
	MTNR0_F_IP_INT_ROW_POS,
	MTNR0_F_FREEZE_FOR_DEBUG,
	MTNR0_F_FREEZE_BY_SFR_ENABLE,
	MTNR0_F_FREEZE_BY_INT1_ENABLE,
	MTNR0_F_FREEZE_BY_INT0_ENABLE,
	MTNR0_F_FREEZE_SRC_SEL,
	MTNR0_F_FREEZE_EN,
	MTNR0_F_FREEZE_COL_POS,
	MTNR0_F_FREEZE_ROW_POS,
	MTNR0_F_FREEZE_CORRUPTED_ENABLE,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ENABLE,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_BEFORE_FRAME_START_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_AUTO_RECOVERY_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_RESET_ON_FRAME_START,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_DEBUG_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_DATA_TYPE,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_DATA,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_THROTTLE_EN,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_PIXEL,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_OP_STATE_MONITOR,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ERROR_STATE_MONITOR,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_COL_CNT,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ROW_CNT,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_CNT,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_FIFO_FULLNESS,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INT,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_ENABLE,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_STATUS,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_CLEAR,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_CORRUPTED_COND_ENABLE,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_SELECT,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK_AR,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK_AR,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_CRC_SEED,
	MTNR0_F_STAT_CINFIFOMTNR1WGT_CRC_RESULT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ENABLE,
	MTNR0_F_YUV_COUTFIFOMSNRL0_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_AUTO_RECOVERY_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_RESET_ON_FRAME_START,
	MTNR0_F_YUV_COUTFIFOMSNRL0_DEBUG_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_BACK_STALL_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_STALL_THROTTLE_EN,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_VBLANK,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_HBLANK,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_PIXEL,
	MTNR0_F_YUV_COUTFIFOMSNRL0_OP_STATE_MONITOR,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ERROR_STATE_MONITOR,
	MTNR0_F_YUV_COUTFIFOMSNRL0_COL_CNT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ROW_CNT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_STALL_CNT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_FIFO_FULLNESS,
	MTNR0_F_YUV_COUTFIFOMSNRL0_VVALID_RISE_MODE,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INT_ENABLE,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INT_STATUS,
	MTNR0_F_YUV_COUTFIFOMSNRL0_INT_CLEAR,
	MTNR0_F_YUV_COUTFIFOMSNRL0_CORRUPTED_COND_ENABLE,
	MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_SELECT,
	MTNR0_F_YUV_COUTFIFOMSNRL0_CRC_SEED,
	MTNR0_F_YUV_COUTFIFOMSNRL0_CRC_RESULT,
	MTNR0_F_YUV_RDMACL_EN,
	MTNR0_F_YUV_RDMACL_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_RDMACL_SBWC_EN,
	MTNR0_F_YUV_RDMACL_AFBC_EN,
	MTNR0_F_YUV_RDMACL_SBWC_64B_ALIGN,
	MTNR0_F_YUV_RDMACL_TETRA_EN,
	MTNR0_F_YUV_RDMACL_SBWC_128B_ALIGN,
	MTNR0_F_YUV_RDMACL_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_RDMACL_DATA_FORMAT_YUV,
	MTNR0_F_YUV_RDMACL_DATA_FORMAT_RGB,
	MTNR0_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN,
	MTNR0_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_YUV_RDMACL_MONO_MODE,
	MTNR0_F_YUV_RDMACL_WIDTH,
	MTNR0_F_YUV_RDMACL_HEIGHT,
	MTNR0_F_YUV_RDMACL_IMG_STRIDE_1P,
	MTNR0_F_YUV_RDMACL_MAX_MO,
	MTNR0_F_YUV_RDMACL_QURGENT_MO,
	MTNR0_F_YUV_RDMACL_LINEGAP,
	MTNR0_F_YUV_RDMACL_BUSINFO,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMACL_IMG_CRC_1P,
	MTNR0_F_YUV_RDMACL_MON_STATUS0,
	MTNR0_F_YUV_RDMACL_MON_STATUS1,
	MTNR0_F_YUV_RDMACL_MON_STATUS2,
	MTNR0_F_YUV_RDMACL_MON_STATUS3,
	MTNR0_F_YUV_RDMACL_WLU_CONTROL,
	MTNR0_F_YUV_RDMACL_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_RDMACL_DEBUG_ENABLE,
	MTNR0_F_STAT_RDMASEGL0_EN,
	MTNR0_F_STAT_RDMASEGL0_CLK_ALWAYS_ON_EN,
	MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_BAYER,
	MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_YUV,
	MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_RGB,
	MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_MSBALIGN,
	MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_STAT_RDMASEGL0_WIDTH,
	MTNR0_F_STAT_RDMASEGL0_HEIGHT,
	MTNR0_F_STAT_RDMASEGL0_IMG_STRIDE_1P,
	MTNR0_F_STAT_RDMASEGL0_MAX_MO,
	MTNR0_F_STAT_RDMASEGL0_QURGENT_MO,
	MTNR0_F_STAT_RDMASEGL0_LINEGAP,
	MTNR0_F_STAT_RDMASEGL0_BUSINFO,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_STAT_RDMASEGL0_MON_STATUS0,
	MTNR0_F_STAT_RDMASEGL0_MON_STATUS1,
	MTNR0_F_STAT_RDMASEGL0_MON_STATUS2,
	MTNR0_F_STAT_RDMASEGL0_MON_STATUS3,
	MTNR0_F_STAT_RDMASEGL0_DEBUG_ENABLE,
	MTNR0_F_YUV_RDMACURRINL4Y_EN,
	MTNR0_F_YUV_RDMACURRINL4Y_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_RDMACURRINL4Y_SBWC_EN,
	MTNR0_F_YUV_RDMACURRINL4Y_AFBC_EN,
	MTNR0_F_YUV_RDMACURRINL4Y_SBWC_64B_ALIGN,
	MTNR0_F_YUV_RDMACURRINL4Y_TETRA_EN,
	MTNR0_F_YUV_RDMACURRINL4Y_SBWC_128B_ALIGN,
	MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_YUV,
	MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_RGB,
	MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN,
	MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_YUV_RDMACURRINL4Y_MONO_MODE,
	MTNR0_F_YUV_RDMACURRINL4Y_WIDTH,
	MTNR0_F_YUV_RDMACURRINL4Y_HEIGHT,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_STRIDE_1P,
	MTNR0_F_YUV_RDMACURRINL4Y_MAX_MO,
	MTNR0_F_YUV_RDMACURRINL4Y_QURGENT_MO,
	MTNR0_F_YUV_RDMACURRINL4Y_LINEGAP,
	MTNR0_F_YUV_RDMACURRINL4Y_BUSINFO,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS0,
	MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS1,
	MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS2,
	MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS3,
	MTNR0_F_YUV_RDMACURRINL4Y_WLU_CONTROL,
	MTNR0_F_YUV_RDMACURRINL4Y_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_RDMACURRINL4Y_DEBUG_ENABLE,
	MTNR0_F_STAT_RDMAMVGEOMATCH_EN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_CLK_ALWAYS_ON_EN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_EN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_AFBC_EN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_64B_ALIGN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_TETRA_EN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_128B_ALIGN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_BAYER,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_YUV,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_RGB,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MONO_MODE,
	MTNR0_F_STAT_RDMAMVGEOMATCH_WIDTH,
	MTNR0_F_STAT_RDMAMVGEOMATCH_HEIGHT,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MAX_MO,
	MTNR0_F_STAT_RDMAMVGEOMATCH_QURGENT_MO,
	MTNR0_F_STAT_RDMAMVGEOMATCH_LINEGAP,
	MTNR0_F_STAT_RDMAMVGEOMATCH_BUSINFO,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS0,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS1,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS2,
	MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS3,
	MTNR0_F_STAT_RDMAMVGEOMATCH_WLU_CONTROL,
	MTNR0_F_STAT_RDMAMVGEOMATCH_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_STAT_RDMAMVGEOMATCH_DEBUG_ENABLE,
	MTNR0_F_STAT_RDMAPREVWGTINL0_EN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_CLK_ALWAYS_ON_EN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_EN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_AFBC_EN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_64B_ALIGN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_TETRA_EN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_128B_ALIGN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_BAYER,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_YUV,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_RGB,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_MSBALIGN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MONO_MODE,
	MTNR0_F_STAT_RDMAPREVWGTINL0_WIDTH,
	MTNR0_F_STAT_RDMAPREVWGTINL0_HEIGHT,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_STRIDE_1P,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MAX_MO,
	MTNR0_F_STAT_RDMAPREVWGTINL0_QURGENT_MO,
	MTNR0_F_STAT_RDMAPREVWGTINL0_LINEGAP,
	MTNR0_F_STAT_RDMAPREVWGTINL0_BUSINFO,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_CRC_1P,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS0,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS1,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS2,
	MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS3,
	MTNR0_F_STAT_RDMAPREVWGTINL0_WLU_CONTROL,
	MTNR0_F_STAT_RDMAPREVWGTINL0_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_STAT_RDMAPREVWGTINL0_DEBUG_ENABLE,
	MTNR0_F_YUV_RDMAPREVINL0Y_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_AFBC_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_64B_ALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_TETRA_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_128B_ALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_COMP_ERROR_MODE,
	MTNR0_F_YUV_RDMAPREVINL0Y_COMP_ERROR_VALUE,
	MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_YUV,
	MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_RGB,
	MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_MSBALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_MONO_MODE,
	MTNR0_F_YUV_RDMAPREVINL0Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_WIDTH,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEIGHT,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_STRIDE_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_STRIDE_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_MAX_MO,
	MTNR0_F_YUV_RDMAPREVINL0Y_QURGENT_MO,
	MTNR0_F_YUV_RDMAPREVINL0Y_LINEGAP,
	MTNR0_F_YUV_RDMAPREVINL0Y_BUSINFO,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_IMG_CRC_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_CRC_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS0,
	MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS1,
	MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS2,
	MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS3,
	MTNR0_F_YUV_RDMAPREVINL0Y_WLU_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_DEBUG_ENABLE,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_AFBC_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_64B_ALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_TETRA_EN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_128B_ALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_ERROR_MODE,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_ERROR_VALUE,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_YUV,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_RGB,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_MSBALIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MONO_MODE,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_LOSSY_QUALITY_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_WIDTH,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEIGHT,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_STRIDE_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_STRIDE_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MAX_MO,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_QURGENT_MO,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_LINEGAP,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_BUSINFO,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_CRC_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_CRC_1P,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS0,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS1,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS2,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS3,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_WLU_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_RDMAPREVINL0Y_1_DEBUG_ENABLE,
	MTNR0_F_YUV_RDMACURRINL0Y_EN,
	MTNR0_F_YUV_RDMACURRINL0Y_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_RDMACURRINL0Y_SBWC_EN,
	MTNR0_F_YUV_RDMACURRINL0Y_AFBC_EN,
	MTNR0_F_YUV_RDMACURRINL0Y_SBWC_64B_ALIGN,
	MTNR0_F_YUV_RDMACURRINL0Y_TETRA_EN,
	MTNR0_F_YUV_RDMACURRINL0Y_SBWC_128B_ALIGN,
	MTNR0_F_YUV_RDMACURRINL0Y_COMP_ERROR_MODE,
	MTNR0_F_YUV_RDMACURRINL0Y_COMP_ERROR_VALUE,
	MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_YUV,
	MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_RGB,
	MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_MSBALIGN,
	MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR0_F_YUV_RDMACURRINL0Y_MONO_MODE,
	MTNR0_F_YUV_RDMACURRINL0Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR0_F_YUV_RDMACURRINL0Y_WIDTH,
	MTNR0_F_YUV_RDMACURRINL0Y_HEIGHT,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_STRIDE_1P,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_STRIDE_1P,
	MTNR0_F_YUV_RDMACURRINL0Y_MAX_MO,
	MTNR0_F_YUV_RDMACURRINL0Y_QURGENT_MO,
	MTNR0_F_YUV_RDMACURRINL0Y_LINEGAP,
	MTNR0_F_YUV_RDMACURRINL0Y_BUSINFO,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS0,
	MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS1,
	MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS2,
	MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS3,
	MTNR0_F_YUV_RDMACURRINL0Y_WLU_CONTROL,
	MTNR0_F_YUV_RDMACURRINL0Y_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_RDMACURRINL0Y_DEBUG_ENABLE,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_EN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_CLK_ALWAYS_ON_EN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_EN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_AFBC_EN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_64B_ALIGN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_TETRA_EN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_128B_ALIGN,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_BAYER,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_YUV,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_RGB,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_4B_SWAP,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_BIT_CROP,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_TYPE,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MONO_MODE,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_WIDTH,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEIGHT,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_STRIDE_1P,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_STRIDE_1P,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MAX_MO,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_LINEGAP,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_BUSINFO,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS0,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS1,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS2,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS3,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_WLU_CONTROL,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_ENABLE,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_CAPTURE_ONCE,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_CLK_CNT,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_BLK_CNT,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_MO_CNT,
	MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_AW_BLK_CNT,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_EN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_CLK_ALWAYS_ON_EN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_EN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_AFBC_EN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_64B_ALIGN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_TETRA_EN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_128B_ALIGN,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_BAYER,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_YUV,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_RGB,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_4B_SWAP,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_BIT_CROP,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_TYPE,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MONO_MODE,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_WIDTH,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_HEIGHT,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_STRIDE_1P,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MAX_MO,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_LINEGAP,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_BUSINFO,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS0,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS1,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS2,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS3,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_WLU_CONTROL,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_32B_WRITE_ALLOC_CONTROL,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_ENABLE,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_CAPTURE_ONCE,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_CLK_CNT,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_BLK_CNT,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_MO_CNT,
	MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_AW_BLK_CNT,
	MTNR0_F_YUV_GEOMATCHL0_EN,
	MTNR0_F_YUV_GEOMATCHL0_BYPASS,
	MTNR0_F_YUV_GEOMATCHL0_MATCH_ENABLE,
	MTNR0_F_YUV_GEOMATCHL0_MC_LMC_TNR_MODE,
	MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_EN,
	MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_BYPASS,
	MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_SFR_EN,
	MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_SFR_EN,
	MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_SFR,
	MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_Y_SFR,
	MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_C_SFR,
	MTNR0_F_YUV_GEOMATCHL0_REF_IMG_WIDTH,
	MTNR0_F_YUV_GEOMATCHL0_REF_IMG_HEIGHT,
	MTNR0_F_YUV_GEOMATCHL0_REF_ROI_START_X,
	MTNR0_F_YUV_GEOMATCHL0_REF_ROI_START_Y,
	MTNR0_F_YUV_GEOMATCHL0_ROI_SIZE_X,
	MTNR0_F_YUV_GEOMATCHL0_ROI_SIZE_Y,
	MTNR0_F_YUV_GEOMATCHL0_SCH_IMG_WIDTH,
	MTNR0_F_YUV_GEOMATCHL0_SCH_IMG_HEIGHT,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_START_X,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_START_Y,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE_X,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE_Y,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ROI_START_X,
	MTNR0_F_YUV_GEOMATCHL0_SCH_ROI_START_Y,
	MTNR0_F_YUV_GEOMATCHL0_MV_WIDTH,
	MTNR0_F_YUV_GEOMATCHL0_MV_HEIGHT,
	MTNR0_F_YUV_GEOMATCHL0_MV_BLOCK_H,
	MTNR0_F_YUV_GEOMATCHL0_MV_BLOCK_W,
	MTNR0_F_YUV_GEOMATCHL0_MONO_EN,
	MTNR0_F_YUV_GEOMATCHL0_LMC_BILINEAR,
	MTNR0_F_YUV_GEOMATCHL0_LMC_BILINEAR_BLEND,
	MTNR0_F_YUV_GEOMATCHL0_OOBSET_CENTERMV_EN,
	MTNR0_F_YUV_GEOMATCHL0_OOBSET_INTERMV_EN,
	MTNR0_F_YUV_GEOMATCHL0_OOBSET_VALUE,
	MTNR0_F_STAT_MVCONTROLLER_ENABLE,
	MTNR0_F_STAT_MVCONTROLLER_MV_IN_WIDTH,
	MTNR0_F_STAT_MVCONTROLLER_MV_IN_HEIGHT,
	MTNR0_F_STAT_MVCONTROLLER_MV_OUT_WIDTH,
	MTNR0_F_STAT_MVCONTROLLER_MV_OUT_HEIGHT,
	MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_EN,
	MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_X,
	MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_Y,
	MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_X,
	MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_Y,
	MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_X,
	MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_Y,
	MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF,
	MTNR0_F_STAT_MVCONTROLLER_L0_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_ENABLE,
	MTNR0_F_YUV_MIXERL0_MERGE_BYPASS,
	MTNR0_F_YUV_MIXERL0_STILL_EN,
	MTNR0_F_YUV_MIXERL0_WGT_UPDATE_EN,
	MTNR0_F_YUV_MIXERL0_MODE,
	MTNR0_F_YUV_MIXERL0_OUTPUT_MODE,
	MTNR0_F_YUV_MIXERL0_OUTPUT_SHIFT,
	MTNR0_F_YUV_MIXERL0_MERGE_MODE,
	MTNR0_F_YUV_MIXERL0_MINIMUM_FLIT_EN,
	MTNR0_F_YUV_MIXERL0_SAD_SHIFT,
	MTNR0_F_YUV_MIXERL0_ZSAD_SHIFT,
	MTNR0_F_YUV_MIXERL0_SAD_Y_GAIN,
	MTNR0_F_YUV_MIXERL0_SAD_U_GAIN,
	MTNR0_F_YUV_MIXERL0_SAD_V_GAIN,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_7,
	MTNR0_F_YUV_MIXERL0_THRESH_0_0,
	MTNR0_F_YUV_MIXERL0_THRESH_0_1,
	MTNR0_F_YUV_MIXERL0_THRESH_0_2,
	MTNR0_F_YUV_MIXERL0_THRESH_0_3,
	MTNR0_F_YUV_MIXERL0_THRESH_0_4,
	MTNR0_F_YUV_MIXERL0_THRESH_0_5,
	MTNR0_F_YUV_MIXERL0_THRESH_0_6,
	MTNR0_F_YUV_MIXERL0_THRESH_0_7,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_7,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_7,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_7,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_7,
	MTNR0_F_YUV_MIXERL0_WGT_SAD,
	MTNR0_F_YUV_MIXERL0_WGT_PD,
	MTNR0_F_YUV_MIXERL0_WGT_ZSAD,
	MTNR0_F_YUV_MIXERL0_WGT_MOTION_UNCERT,
	MTNR0_F_YUV_MIXERL0_COST_SHIFT,
	MTNR0_F_YUV_MIXERL0_COST_SCALER,
	MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP,
	MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV,
	MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTY,
	MTNR0_F_YUV_MIXERL0_INHERITANCE_WEIGHT_FRACS,
	MTNR0_F_YUV_MIXERL0_MAX_INHERITANCE_WEIGHT,
	MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_EN,
	MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_RSHIFT,
	MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_SCALE,
	MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_ADDCST,
	MTNR0_F_YUV_MIXERL0_WEIGHT_UPDATE_OOB_EN,
	MTNR0_F_YUV_MIXERL0_TNR_MONO_EN,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_0,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_1,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_2,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_3,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_4,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_5,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_6,
	MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_7,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_1,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_3,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_5,
	MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_ZSAD_EN,
	MTNR0_F_YUV_MIXERL0_MIN_INHERIT_WGT,
	MTNR0_F_YUV_MIXERL0_OUTPUT_WGT_MODE,
	MTNR0_F_YUV_MIXERL0_BINNING_X,
	MTNR0_F_YUV_MIXERL0_BINNING_Y,
	MTNR0_F_YUV_MIXERL0_BIQUAD_SCALE_SHIFT_ADDER,
	MTNR0_F_YUV_MIXERL0_BIQUAD_FACTOR_A_Y,
	MTNR0_F_YUV_MIXERL0_BIQUAD_FACTOR_B_Y,
	MTNR0_F_YUV_MIXERL0_RADIAL_CENTER_X,
	MTNR0_F_YUV_MIXERL0_RADIAL_CENTER_Y,
	MTNR0_F_YUV_MIXERL0_RADIAL_THRESH_LIMIT,
	MTNR0_F_YUV_MIXERL0_RADIAL_TUNE_SHIFT,
	MTNR0_F_YUV_MIXERL0_ELLIPTIC_FACTOR_A,
	MTNR0_F_YUV_MIXERL0_ELLIPTIC_FACTOR_B,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_EN,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_PROPAGATION_EN,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_MODE,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_PROPAGATION_MODE,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MAX,
	MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MU,
	MTNR0_F_YUV_MIXERL0_DLFE_WGT_EN,
	MTNR0_F_YUV_MIXERL0_COST_AT_FLAT_REGION_SAD_EN,
	MTNR0_F_YUV_MIXERL0_COST_AT_FLAT_REGION_SUPPRESS_EN,
	MTNR0_F_YUV_MIXERL0_COST_MAX_PD_SAD_EN,
	MTNR0_F_YUV_MIXERL0_FLAT_COST_MAX,
	MTNR0_F_YUV_MIXERL0_FLAT_COST_MIN,
	MTNR0_F_YUV_MIXERL0_FLAT_COST_ADDING_FACTOR,
	MTNR0_F_YUV_MIXERL0_FLAT_COST_THRESHOLD,
	MTNR0_F_YUV_MIXERL0_LUMA_SCALE_RATIO,
	MTNR0_F_YUV_MIXERL0_PD_SHIFT,
	MTNR0_F_YUV_MIXERL0_PD_Y_GAIN,
	MTNR0_F_YUV_MIXERL0_PD_U_GAIN,
	MTNR0_F_YUV_MIXERL0_PD_V_GAIN,
	MTNR0_F_YUV_MIXERL0_PEDESTAL_FOR_LUMA,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESHOLD_EN,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_7,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_0,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_1,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_2,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_3,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_4,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_5,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_6,
	MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_7,
	MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_OFF_EN,
	MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE,
	MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SHIFT,
	MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_LIMIT,
	MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_MERGE_BYPASS_EN,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_EN,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_0,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_1,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_2,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_3,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_4,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_5,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_6,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_7,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_0,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_1,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_2,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_3,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_4,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_5,
	MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_6,
	MTNR0_F_STAT_SEGMAPPING_BYPASS,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_0,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_1,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_2,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_3,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_4,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_5,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_6,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_7,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_8,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_9,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_10,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_11,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_12,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_13,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_14,
	MTNR0_F_STAT_SEGMAPPING_MIXER_0_15,
	MTNR0_F_YUV_CROPCLEANOTFL0_BYPASS,
	MTNR0_F_YUV_CROPCLEANOTFL0_START_X,
	MTNR0_F_YUV_CROPCLEANOTFL0_START_Y,
	MTNR0_F_YUV_CROPCLEANOTFL0_SIZE_X,
	MTNR0_F_YUV_CROPCLEANOTFL0_SIZE_Y,
	MTNR0_F_YUV_CROPCLEANDMAL0_BYPASS,
	MTNR0_F_YUV_CROPCLEANDMAL0_START_X,
	MTNR0_F_YUV_CROPCLEANDMAL0_START_Y,
	MTNR0_F_YUV_CROPCLEANDMAL0_SIZE_X,
	MTNR0_F_YUV_CROPCLEANDMAL0_SIZE_Y,
	MTNR0_F_YUV_CROPWEIGHTDMAL0_BYPASS,
	MTNR0_F_YUV_CROPWEIGHTDMAL0_START_X,
	MTNR0_F_YUV_CROPWEIGHTDMAL0_START_Y,
	MTNR0_F_YUV_CROPWEIGHTDMAL0_SIZE_X,
	MTNR0_F_YUV_CROPWEIGHTDMAL0_SIZE_Y,
	MTNR0_F_YUV_MIXERL0_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT,
	MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT,
	MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_OOB_CRC_RESULT,
	MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_OTF_CLEAN_IMG_Y_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_OTF_DIRTY_IMG_Y_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_OTF_WEIGHT_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_OTF_SEG_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_DMA_CLEAN_IMG_Y_CRC_RESULT,
	MTNR0_F_YUV_MIXERL0_DMA_WEIGHT_CRC_RESULT,
	MTNR0_F_YUV_DATASHIFTERWDMAL0_CLEAN_IMG_Y_CRC_RESULT,
	MTNR0_F_STAT_OTF2TILEL0_DMA_WEIGHT_CRC_RESULT,
	MTNR0_REG_FIELD_CNT
};

struct pmio_field_desc mtnr0_field_descs[] = {
	[MTNR0_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_ENABLE, 0, 0),
	[MTNR0_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[MTNR0_F_SW_RESET] = PMIO_FIELD_DESC(MTNR0_R_SW_RESET, 0, 0),
	[MTNR0_F_SW_CORE_RESET] = PMIO_FIELD_DESC(MTNR0_R_SW_CORE_RESET, 0, 0),
	[MTNR0_F_SW_APB_RESET] = PMIO_FIELD_DESC(MTNR0_R_SW_APB_RESET, 0, 0),
	[MTNR0_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(MTNR0_R_TRANS_STOP_REQ, 0, 0),
	[MTNR0_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(MTNR0_R_TRANS_STOP_REQ_RDY, 0, 0),
	[MTNR0_F_IP_APG_MODE] = PMIO_FIELD_DESC(MTNR0_R_IP_APG_MODE, 0, 1),
	[MTNR0_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(MTNR0_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[MTNR0_F_IP_PROCESSING] = PMIO_FIELD_DESC(MTNR0_R_IP_PROCESSING, 0, 0),
	[MTNR0_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(MTNR0_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[MTNR0_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[MTNR0_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(MTNR0_R_IP_POST_FRAME_GAP, 0, 31),
	[MTNR0_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_IP_DRCG_ENABLE, 0, 0),
	[MTNR0_F_AUTO_IGNORE_INTERRUPT_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[MTNR0_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_SW_FINISH_COND, 0, 0),
	[MTNR0_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_SW_FINISH_COND_ENABLE, 0, 9),
	[MTNR0_F_IP_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_IP_CORRUPTED_COND_ENABLE, 0, 19),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_6] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_67, 0, 0),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_7] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_67, 8, 8),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_6] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_67, 16, 16),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_7] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_67, 24, 24),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_4] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_45, 0, 0),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_5] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_45, 8, 8),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_4] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_45, 16, 16),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_5] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_45, 24, 24),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_2] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_23, 0, 0),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_3] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_23, 8, 8),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_2] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_23, 16, 16),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_3] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_23, 24, 24),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_01, 0, 0),
	[MTNR0_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_01, 8, 8),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_01, 16, 16),
	[MTNR0_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(MTNR0_R_IP_USE_OTF_PATH_01, 24, 24),
	[MTNR0_F_IP_USE_CINFIFO_NEW_FRAME_IN] =
		PMIO_FIELD_DESC(MTNR0_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[MTNR0_F_SECU_CTRL_TZINFO_ICTRL] = PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_ICTRL, 0, 0),
	[MTNR0_F_ICTRL_CSUB_BASE_ADDR] = PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_BASE_ADDR, 0, 27),
	[MTNR0_F_ICTRL_CSUB_RECV_TURN_OFF_MSG] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_RECV_TURN_OFF_MSG, 0, 0),
	[MTNR0_F_ICTRL_CSUB_RECV_IP_INFO_MSG] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_RECV_IP_INFO_MSG, 0, 31),
	[MTNR0_F_ICTRL_CSUB_CONNECTION_TEST_MSG] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_CONNECTION_TEST_MSG, 0, 31),
	[MTNR0_F_ICTRL_CSUB_MSG_SEND_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_MSG_SEND_ENABLE, 0, 0),
	[MTNR0_F_ICTRL_CSUB_INT0_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_INT0_EV_ENABLE, 0, 31),
	[MTNR0_F_ICTRL_CSUB_INT1_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_INT1_EV_ENABLE, 0, 8),
	[MTNR0_F_ICTRL_CSUB_IP_S_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_ICTRL_CSUB_IP_S_EV_ENABLE, 0, 4),
	[MTNR0_F_YUV_MTNR0_VERSION] = PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_VERSION, 0, 31),
	[MTNR0_F_YUV_OTF_SEG_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_OTF_SEG_EN, 0, 0),
	[MTNR0_F_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN, 0, 0),
	[MTNR0_F_YUV_MAIN_CTRL_L0_BYPASS] = PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_L0_BYPASS, 0, 0),
	[MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L0, 0, 15),
	[MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L0, 16, 31),
	[MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1, 0, 15),
	[MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1, 16, 31),
	[MTNR0_F_YUV_IN_IMG_SZ_WIDTH_L4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4, 0, 15),
	[MTNR0_F_YUV_IN_IMG_SZ_HEIGHT_L4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4, 16, 31),
	[MTNR0_F_YUV_CRC_SEED] = PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_CRC_EN, 0, 7),
	[MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERRDMA_BYPASS, 0, 0),
	[MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERRDMA_LSHIFT, 0, 2),
	[MTNR0_F_YUV_DATASHIFTERPREVRDMAL0_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERRDMA_LSHIFT, 8, 14),
	[MTNR0_F_YUV_DATASHIFTERWDMAL0_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERWDMA_BYPASS, 0, 0),
	[MTNR0_F_YUV_DATASHIFTERWDMAL0_RSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERWDMA_RSHIFT, 0, 2),
	[MTNR0_F_YUV_DATASHIFTERWDMAL0_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MAIN_CTRL_DATASHIFTERWDMA_RSHIFT, 8, 14),
	[MTNR0_F_YUV_DTPL0_BYPASS] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_CTRL, 0, 0),
	[MTNR0_F_YUV_DTPL0_TEST_PATTERN_MODE] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_CTRL, 4, 5),
	[MTNR0_F_YUV_DTPL0_YUV_STANDARD] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_CTRL, 8, 8),
	[MTNR0_F_YUV_DTPL0_TEST_DATA_Y] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_TEST_DATA_Y, 0, 11),
	[MTNR0_F_YUV_DTPL0_CRC_SEED] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_STREAM_CRC, 0, 7),
	[MTNR0_F_YUV_DTPL0_CRC_RESULT] = PMIO_FIELD_DESC(MTNR0_R_YUV_DTPL0_STREAM_CRC, 8, 15),
	[MTNR0_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_H, 0, 31),
	[MTNR0_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_M, 0, 11),
	[MTNR0_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_M, 12, 13),
	[MTNR0_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_M, 14, 15),
	[MTNR0_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_M, 16, 31),
	[MTNR0_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_L, 0, 7),
	[MTNR0_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUE_CMD_L, 8, 11),
	[MTNR0_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[MTNR0_F_CMDQ_AUTO_CONV_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_AUTO_CONV_ENABLE, 0, 0),
	[MTNR0_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_LOCK, 0, 0),
	[MTNR0_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_LOCK, 8, 8),
	[MTNR0_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[MTNR0_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_SETSEL, 0, 0),
	[MTNR0_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[MTNR0_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[MTNR0_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[MTNR0_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[MTNR0_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[MTNR0_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[MTNR0_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[MTNR0_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[MTNR0_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[MTNR0_F_CMDQ_HM_FRAME_ID_QUEUE_0] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[MTNR0_F_CMDQ_CHARGED_FRAME_ID] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[MTNR0_F_CMDQ_CHARGED_FOR_NEXT_FRAME] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[MTNR0_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_VHD_CONTROL, 0, 0),
	[MTNR0_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_VHD_CONTROL, 24, 24),
	[MTNR0_F_CMDQ_FRAME_COUNTER_INC_TYPE] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[MTNR0_F_CMDQ_FRAME_COUNTER_RESET] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[MTNR0_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_FRAME_COUNTER, 0, 31),
	[MTNR0_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_FRAME_ID, 0, 15),
	[MTNR0_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_FRAME_ID, 16, 31),
	[MTNR0_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[MTNR0_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[MTNR0_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[MTNR0_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] =
		PMIO_FIELD_DESC(MTNR0_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[MTNR0_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[MTNR0_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_STATUS, 0, 5),
	[MTNR0_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_STATUS, 8, 9),
	[MTNR0_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_DEBUG_STATUS, 16, 18),
	[MTNR0_F_CMDQ_INT] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_INT, 0, 10),
	[MTNR0_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_INT_ENABLE, 0, 10),
	[MTNR0_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_INT_STATUS, 0, 10),
	[MTNR0_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_CMDQ_INT_CLEAR, 0, 10),
	[MTNR0_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_ENABLE, 0, 0),
	[MTNR0_F_C_LOADER_RESET] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_RESET, 0, 0),
	[MTNR0_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_FAST_MODE, 0, 0),
	[MTNR0_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_EN, 0, 0),
	[MTNR0_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_EN, 8, 8),
	[MTNR0_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_EN, 16, 16),
	[MTNR0_F_C_LOADER_ACCESS_INTERVAL] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[MTNR0_F_C_LOADER_REMAP_00_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_00_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_01_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_01_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_02_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_02_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_03_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_03_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_04_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_04_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_05_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_05_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_06_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_06_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_REMAP_07_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[MTNR0_F_C_LOADER_REMAP_07_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[MTNR0_F_C_LOADER_LOGICAL_OFFSET_EN] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_LOGICAL_OFFSET_EN, 0, 0),
	[MTNR0_F_C_LOADER_LOGICAL_OFFSET_IP] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_LOGICAL_OFFSET, 0, 3),
	[MTNR0_F_C_LOADER_LOGICAL_OFFSET_VOTF_R] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_LOGICAL_OFFSET, 8, 11),
	[MTNR0_F_C_LOADER_LOGICAL_OFFSET_VOTF_W] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_LOGICAL_OFFSET, 16, 19),
	[MTNR0_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(MTNR0_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[MTNR0_F_C_LOADER_NUM_OF_HEADER_TO_REQ] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[MTNR0_F_C_LOADER_NUM_OF_HEADER_REQED] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[MTNR0_F_C_LOADER_NUM_OF_HEADER_APBED] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[MTNR0_F_C_LOADER_NUM_OF_HEADER_SKIPED] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[MTNR0_F_C_LOADER_HEADER_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[MTNR0_F_C_LOADER_PAYLOAD_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[MTNR0_F_C_LOADER_HEADER_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[MTNR0_F_C_LOADER_PAYLOAD_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	[MTNR0_F_COREX_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_COREX_ENABLE, 0, 0),
	[MTNR0_F_COREX_RESET] = PMIO_FIELD_DESC(MTNR0_R_COREX_RESET, 0, 0),
	[MTNR0_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(MTNR0_R_COREX_FAST_MODE, 0, 0),
	[MTNR0_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_UPDATE_TYPE_0, 0, 1),
	[MTNR0_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_UPDATE_TYPE_1, 0, 1),
	[MTNR0_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_UPDATE_MODE_0, 0, 0),
	[MTNR0_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_UPDATE_MODE_1, 0, 0),
	[MTNR0_F_COREX_START_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_START_0, 0, 0),
	[MTNR0_F_COREX_START_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_START_1, 0, 0),
	[MTNR0_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_COPY_FROM_IP_0, 0, 0),
	[MTNR0_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_COPY_FROM_IP_1, 0, 0),
	[MTNR0_F_COREX_BUSY_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_STATUS_0, 0, 0),
	[MTNR0_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(MTNR0_R_COREX_STATUS_0, 1, 1),
	[MTNR0_F_COREX_BUSY_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_STATUS_1, 0, 0),
	[MTNR0_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(MTNR0_R_COREX_STATUS_1, 1, 1),
	[MTNR0_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(MTNR0_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[MTNR0_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(MTNR0_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[MTNR0_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(MTNR0_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[MTNR0_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(MTNR0_R_COREX_POST_DATA_CONFIG, 0, 31),
	[MTNR0_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(MTNR0_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[MTNR0_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(MTNR0_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[MTNR0_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(MTNR0_R_COREX_TYPE_WRITE, 0, 31),
	[MTNR0_F_COREX_TYPE_WRITE_TRIGGER] =
		PMIO_FIELD_DESC(MTNR0_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[MTNR0_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(MTNR0_R_COREX_TYPE_READ, 0, 31),
	[MTNR0_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(MTNR0_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[MTNR0_F_COREX_INT] = PMIO_FIELD_DESC(MTNR0_R_COREX_INT, 0, 8),
	[MTNR0_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(MTNR0_R_COREX_INT_STATUS, 0, 8),
	[MTNR0_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_COREX_INT_CLEAR, 0, 8),
	[MTNR0_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_COREX_INT_ENABLE, 0, 8),
	[MTNR0_F_INT_REQ_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT0, 0, 31),
	[MTNR0_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT0_ENABLE, 0, 31),
	[MTNR0_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT0_STATUS, 0, 31),
	[MTNR0_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT0_CLEAR, 0, 31),
	[MTNR0_F_INT_REQ_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT1, 0, 8),
	[MTNR0_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT1_ENABLE, 0, 31),
	[MTNR0_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT1_STATUS, 0, 31),
	[MTNR0_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_INT_REQ_INT1_CLEAR, 0, 31),
	[MTNR0_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT0, 0, 31),
	[MTNR0_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[MTNR0_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[MTNR0_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT1, 0, 31),
	[MTNR0_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[MTNR0_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[MTNR0_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_00_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_00_INT0, 0, 31),
	[MTNR0_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_00_INT1, 0, 31),
	[MTNR0_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_01_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_01_INT0, 0, 31),
	[MTNR0_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_01_INT1, 0, 31),
	[MTNR0_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_02_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_02_INT0, 0, 31),
	[MTNR0_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_02_INT1, 0, 31),
	[MTNR0_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_03_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_03_INT0, 0, 31),
	[MTNR0_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_03_INT1, 0, 31),
	[MTNR0_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_04_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_04_INT0, 0, 31),
	[MTNR0_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_04_INT1, 0, 31),
	[MTNR0_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_05_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_05_INT0, 0, 31),
	[MTNR0_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_05_INT1, 0, 31),
	[MTNR0_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_06_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_06_INT0, 0, 31),
	[MTNR0_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_06_INT1, 0, 31),
	[MTNR0_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_07_FRAME_ID, 0, 15),
	[MTNR0_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_07_INT0, 0, 31),
	[MTNR0_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(MTNR0_R_INT_HIST_07_INT1, 0, 31),
	[MTNR0_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_SEQID, 0, 2),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_0] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_1] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_2] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_3] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_4] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_5] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_6] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[MTNR0_F_SECU_CTRL_TZINFO_SEQID_7] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[MTNR0_F_SECU_OTF_SEQ_ID_PROT_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[MTNR0_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_ENABLE, 0, 4),
	[MTNR0_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_CLEAR, 0, 4),
	[MTNR0_F_PERF_MONITOR_INT_USER_SEL] =
		PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[MTNR0_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_INT_START, 0, 31),
	[MTNR0_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_INT_END, 0, 31),
	[MTNR0_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_INT_USER, 0, 31),
	[MTNR0_F_PERF_MONITOR_PROCESS_PRE_CONFIG] =
		PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[MTNR0_F_PERF_MONITOR_PROCESS_FRAME] =
		PMIO_FIELD_DESC(MTNR0_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[MTNR0_F_IP_MICRO] = PMIO_FIELD_DESC(MTNR0_R_IP_VERSION, 0, 15),
	[MTNR0_F_IP_MINOR] = PMIO_FIELD_DESC(MTNR0_R_IP_VERSION, 16, 23),
	[MTNR0_F_IP_MAJOR] = PMIO_FIELD_DESC(MTNR0_R_IP_VERSION, 24, 31),
	[MTNR0_F_CTRL_MICRO] = PMIO_FIELD_DESC(MTNR0_R_COMMON_CTRL_VERSION, 0, 15),
	[MTNR0_F_CTRL_MINOR] = PMIO_FIELD_DESC(MTNR0_R_COMMON_CTRL_VERSION, 16, 23),
	[MTNR0_F_CTRL_MAJOR] = PMIO_FIELD_DESC(MTNR0_R_COMMON_CTRL_VERSION, 24, 31),
	[MTNR0_F_QCH_STATUS] = PMIO_FIELD_DESC(MTNR0_R_QCH_STATUS, 0, 3),
	[MTNR0_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(MTNR0_R_IDLENESS_STATUS, 0, 0),
	[MTNR0_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(MTNR0_R_IDLENESS_STATUS, 16, 16),
	[MTNR0_F_DEBUG_COUNTER_0_SIG_SEL] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_SIG_SEL, 0, 7),
	[MTNR0_F_DEBUG_COUNTER_1_SIG_SEL] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_SIG_SEL, 8, 15),
	[MTNR0_F_DEBUG_COUNTER_2_SIG_SEL] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_SIG_SEL, 16, 23),
	[MTNR0_F_DEBUG_COUNTER_3_SIG_SEL] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_SIG_SEL, 24, 31),
	[MTNR0_F_DEBUG_COUNTER_0] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_0, 0, 31),
	[MTNR0_F_DEBUG_COUNTER_1] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_1, 0, 31),
	[MTNR0_F_DEBUG_COUNTER_2] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_2, 0, 31),
	[MTNR0_F_DEBUG_COUNTER_3] = PMIO_FIELD_DESC(MTNR0_R_DEBUG_COUNTER_3, 0, 31),
	[MTNR0_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(MTNR0_R_IP_BUSY_MONITOR_0, 0, 31),
	[MTNR0_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(MTNR0_R_IP_BUSY_MONITOR_1, 0, 31),
	[MTNR0_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(MTNR0_R_IP_BUSY_MONITOR_2, 0, 31),
	[MTNR0_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(MTNR0_R_IP_BUSY_MONITOR_3, 0, 31),
	[MTNR0_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(MTNR0_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[MTNR0_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(MTNR0_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[MTNR0_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(MTNR0_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[MTNR0_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(MTNR0_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[MTNR0_F_STOPEN_CRC_STOP_VALID_COUNT] =
		PMIO_FIELD_DESC(MTNR0_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[MTNR0_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[MTNR0_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[MTNR0_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_0, 0, 7),
	[MTNR0_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_0, 8, 31),
	[MTNR0_F_SFR_ACCESS_LOG_0_ADDRESS] =
		PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[MTNR0_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_1, 0, 7),
	[MTNR0_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_1, 8, 31),
	[MTNR0_F_SFR_ACCESS_LOG_1_ADDRESS] =
		PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[MTNR0_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_2, 0, 7),
	[MTNR0_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_2, 8, 31),
	[MTNR0_F_SFR_ACCESS_LOG_2_ADDRESS] =
		PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[MTNR0_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_3, 0, 7),
	[MTNR0_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_3, 8, 31),
	[MTNR0_F_SFR_ACCESS_LOG_3_ADDRESS] =
		PMIO_FIELD_DESC(MTNR0_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[MTNR0_F_IP_ROL_RESET] = PMIO_FIELD_DESC(MTNR0_R_IP_ROL_RESET, 0, 0),
	[MTNR0_F_IP_ROL_MODE] = PMIO_FIELD_DESC(MTNR0_R_IP_ROL_MODE, 0, 1),
	[MTNR0_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(MTNR0_R_IP_ROL_SELECT, 0, 19),
	[MTNR0_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(MTNR0_R_IP_INT_ON_COL_ROW, 0, 1),
	[MTNR0_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(MTNR0_R_IP_INT_ON_COL_ROW, 8, 8),
	[MTNR0_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(MTNR0_R_IP_INT_ON_COL_ROW, 16, 16),
	[MTNR0_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(MTNR0_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[MTNR0_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(MTNR0_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[MTNR0_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_FOR_DEBUG, 0, 0),
	[MTNR0_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[MTNR0_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[MTNR0_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[MTNR0_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_EN, 0, 1),
	[MTNR0_F_FREEZE_EN] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_EN, 8, 8),
	[MTNR0_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_COL_ROW_POS, 0, 15),
	[MTNR0_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_COL_ROW_POS, 16, 31),
	[MTNR0_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_ENABLE, 0, 0),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_BEFORE_FRAME_START_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 0, 0),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 1, 1),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 2, 2),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 3, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 4, 4),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 5, 5),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_DATA_TYPE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 6, 6),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STRGEN_MODE_DATA] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CONFIG, 16, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STALL_CTRL, 0, 0),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK, 0, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVALS, 0, 15),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVALS, 16, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STATUS, 0, 8),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STATUS, 16, 24),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_COL_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INPUT_CNT, 0, 15),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INPUT_CNT, 16, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STALL_CNT, 0, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_FIFO_FULLNESS, 0, 4),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INT, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_ENABLE, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_STATUS, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INT_CLEAR, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_CORRUPTED_COND_ENABLE, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_ROL_SELECT, 0, 3),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK_AR] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_VBLANK_AR, 0, 31),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK_AR] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_INTERVAL_HBLANK_AR, 0, 15),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STREAM_CRC, 0, 7),
	[MTNR0_F_STAT_CINFIFOMTNR1WGT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_CINFIFOMTNR1WGT_STREAM_CRC, 8, 15),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_ENABLE, 0, 0),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 0, 0),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 1, 1),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 2, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 3, 3),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 4, 4),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CONFIG, 5, 5),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STALL_CTRL, 0, 0),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INTERVAL_VBLANK, 0, 31),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INTERVALS, 0, 15),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INTERVALS, 16, 31),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STATUS, 0, 4),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STATUS, 16, 23),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_COL_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INPUT_CNT, 0, 15),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INPUT_CNT, 16, 31),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STALL_CNT, 0, 31),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_FIFO_FULLNESS, 0, 4),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_VVALID_RISE_MODE, 16, 16),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INT] = PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INT, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INT_ENABLE, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INT_STATUS, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_INT_CLEAR, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_ROL_SELECT, 0, 2),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STREAM_CRC, 0, 7),
	[MTNR0_F_YUV_COUTFIFOMSNRL0_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_COUTFIFOMSNRL0_STREAM_CRC, 8, 15),
	[MTNR0_F_YUV_RDMACL_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_EN, 0, 0),
	[MTNR0_F_YUV_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_EN, 1, 1),
	[MTNR0_F_YUV_RDMACL_SBWC_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMACL_AFBC_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_RDMACL_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_RDMACL_TETRA_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_RDMACL_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_RDMACL_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_RDMACL_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_RDMACL_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_DATA_FORMAT, 21, 21),
	[MTNR0_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_DATA_FORMAT, 22, 22),
	[MTNR0_F_YUV_RDMACL_MONO_MODE] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_RDMACL_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_WIDTH, 0, 16),
	[MTNR0_F_YUV_RDMACL_HEIGHT] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_HEIGHT, 0, 13),
	[MTNR0_F_YUV_RDMACL_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_RDMACL_MAX_MO] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MAX_MO, 0, 8),
	[MTNR0_F_YUV_RDMACL_QURGENT_MO] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MAX_MO, 16, 24),
	[MTNR0_F_YUV_RDMACL_LINEGAP] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_LINEGAP, 0, 15),
	[MTNR0_F_YUV_RDMACL_BUSINFO] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_BUSINFO, 0, 10),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_IMG_CRC_1P, 0, 31),
	[MTNR0_F_YUV_RDMACL_MON_STATUS0] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_RDMACL_MON_STATUS1] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_RDMACL_MON_STATUS2] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_RDMACL_MON_STATUS3] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_RDMACL_WLU_CONTROL] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMACL_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_RDMACL_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACL_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_STAT_RDMASEGL0_EN] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_EN, 0, 0),
	[MTNR0_F_STAT_RDMASEGL0_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_EN, 1, 1),
	[MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT, 0, 4),
	[MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT, 8, 13),
	[MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT, 16, 19),
	[MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT, 21, 21),
	[MTNR0_F_STAT_RDMASEGL0_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_DATA_FORMAT, 22, 22),
	[MTNR0_F_STAT_RDMASEGL0_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_WIDTH, 0, 16),
	[MTNR0_F_STAT_RDMASEGL0_HEIGHT] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_HEIGHT, 0, 13),
	[MTNR0_F_STAT_RDMASEGL0_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_STAT_RDMASEGL0_MAX_MO] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MAX_MO, 0, 8),
	[MTNR0_F_STAT_RDMASEGL0_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MAX_MO, 16, 24),
	[MTNR0_F_STAT_RDMASEGL0_LINEGAP] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_LINEGAP, 0, 15),
	[MTNR0_F_STAT_RDMASEGL0_BUSINFO] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_BUSINFO, 0, 10),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMASEGL0_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MON_STATUS0, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MON_STATUS1, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MON_STATUS2, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_MON_STATUS3, 0, 31),
	[MTNR0_F_STAT_RDMASEGL0_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMASEGL0_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL4Y_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_EN, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL4Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_EN, 1, 1),
	[MTNR0_F_YUV_RDMACURRINL4Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMACURRINL4Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_RDMACURRINL4Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_RDMACURRINL4Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 21, 21),
	[MTNR0_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 22, 22),
	[MTNR0_F_YUV_RDMACURRINL4Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL4Y_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_WIDTH, 0, 16),
	[MTNR0_F_YUV_RDMACURRINL4Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_HEIGHT, 0, 13),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_RDMACURRINL4Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MAX_MO, 0, 8),
	[MTNR0_F_YUV_RDMACURRINL4Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MAX_MO, 16, 24),
	[MTNR0_F_YUV_RDMACURRINL4Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_LINEGAP, 0, 15),
	[MTNR0_F_YUV_RDMACURRINL4Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_BUSINFO, 0, 10),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL4Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL4Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_RDMACURRINL4Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_EN] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_EN, 0, 0),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_EN, 1, 1),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 0, 1),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 2, 2),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 3, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 4, 4),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 6, 6),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 0, 4),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 8, 13),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 16, 19),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 21, 21),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 22, 22),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MONO_MODE, 0, 0),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_WIDTH, 0, 16),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_HEIGHT, 0, 13),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MAX_MO, 0, 8),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MAX_MO, 16, 24),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_LINEGAP, 0, 15),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_BUSINFO, 0, 10),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS0, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS1, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS2, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_MON_STATUS3, 0, 31),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL, 0, 0),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL, 1, 1),
	[MTNR0_F_STAT_RDMAMVGEOMATCH_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_EN] = PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_EN, 0, 0),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_EN, 1, 1),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL, 0, 1),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL, 2, 2),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL, 3, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL, 4, 4),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_COMP_CONTROL, 6, 6),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT, 0, 4),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT, 8, 13),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT, 16, 19),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT, 21, 21),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_DATA_FORMAT, 22, 22),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MONO_MODE, 0, 0),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_WIDTH, 0, 16),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_HEIGHT, 0, 13),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MAX_MO, 0, 8),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MAX_MO, 16, 24),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_LINEGAP, 0, 15),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_BUSINFO, 0, 10),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_IMG_CRC_1P, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS0, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS1, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS2, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_MON_STATUS3, 0, 31),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_CACHE_CONTROL, 0, 0),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_CACHE_CONTROL, 1, 1),
	[MTNR0_F_STAT_RDMAPREVWGTINL0_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_RDMAPREVWGTINL0_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_EN, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_EN, 1, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_RDMAPREVINL0Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_RDMAPREVINL0Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_ERROR_MODE, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT, 21, 21),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_DATA_FORMAT, 22, 22),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_WIDTH, 0, 16),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEIGHT, 0, 13),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MAX_MO, 0, 8),
	[MTNR0_F_YUV_RDMAPREVINL0Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MAX_MO, 16, 24),
	[MTNR0_F_YUV_RDMAPREVINL0Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_LINEGAP, 0, 15),
	[MTNR0_F_YUV_RDMAPREVINL0Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_BUSINFO, 0, 10),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_IMG_CRC_1P, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_HEADER_CRC_1P, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_EN, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_EN, 1, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_ERROR_MODE, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_ERROR_VALUE, 0, 15),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT, 21, 21),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_DATA_FORMAT, 22, 22),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_WIDTH, 0, 16),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEIGHT, 0, 13),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_STRIDE_1P, 0, 8),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MAX_MO, 0, 8),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MAX_MO, 16, 24),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_LINEGAP, 0, 15),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_BUSINFO, 0, 10),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_IMG_CRC_1P, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_HEADER_CRC_1P, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_RDMAPREVINL0Y_1_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMAPREVINL0Y_1_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL0Y_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_EN, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL0Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_EN, 1, 1),
	[MTNR0_F_YUV_RDMACURRINL0Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMACURRINL0Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_RDMACURRINL0Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_RDMACURRINL0Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_RDMACURRINL0Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_ERROR_MODE, 0, 1),
	[MTNR0_F_YUV_RDMACURRINL0Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT, 21, 21),
	[MTNR0_F_YUV_RDMACURRINL0Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_DATA_FORMAT, 22, 22),
	[MTNR0_F_YUV_RDMACURRINL0Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL0Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR0_F_YUV_RDMACURRINL0Y_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_WIDTH, 0, 16),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEIGHT, 0, 13),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR0_F_YUV_RDMACURRINL0Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MAX_MO, 0, 8),
	[MTNR0_F_YUV_RDMACURRINL0Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MAX_MO, 16, 24),
	[MTNR0_F_YUV_RDMACURRINL0Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_LINEGAP, 0, 15),
	[MTNR0_F_YUV_RDMACURRINL0Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_BUSINFO, 0, 10),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_RDMACURRINL0Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_RDMACURRINL0Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_RDMACURRINL0Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_RDMACURRINL0Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_EN, 0, 0),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_EN, 1, 1),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL, 0, 1),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL, 2, 2),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL, 3, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL, 4, 4),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_CONTROL, 6, 6),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 0, 4),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 8, 13),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 16, 19),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 24, 24),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 28, 28),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_DATA_FORMAT, 31, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MONO_MODE, 0, 0),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_WIDTH, 0, 16),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEIGHT, 0, 13),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MAX_MO, 0, 8),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_LINEGAP, 0, 15),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_BUSINFO, 0, 10),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS0, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS1, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS2, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_MON_STATUS3, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_CACHE_CONTROL, 0, 0),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_CACHE_CONTROL, 1, 1),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_0, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_1, 0, 31),
	[MTNR0_F_YUV_WDMAPREVOUTL0Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_WDMAPREVOUTL0Y_AXI_DEBUG_2, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_EN, 0, 0),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_EN, 1, 1),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL, 0, 1),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL, 2, 2),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL, 3, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL, 4, 4),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_COMP_CONTROL, 6, 6),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 0, 4),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 8, 13),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 16, 19),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 24, 24),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 28, 28),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_DATA_FORMAT, 31, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MONO_MODE, 0, 0),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_WIDTH, 0, 16),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_HEIGHT, 0, 13),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_STRIDE_1P, 0, 18),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MAX_MO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MAX_MO, 0, 8),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_LINEGAP] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_LINEGAP, 0, 15),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_BUSINFO] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_BUSINFO, 0, 10),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS0, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS1, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS2, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_MON_STATUS3, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_CACHE_CONTROL, 0, 0),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_CACHE_CONTROL, 1, 1),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_0, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_1, 0, 31),
	[MTNR0_F_STAT_WDMAPREVWGTOUTL0_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_WDMAPREVWGTOUTL0_AXI_DEBUG_2, 0, 31),
	[MTNR0_F_YUV_GEOMATCHL0_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_EN, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_BYPASS] = PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_BYPASS, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_MATCH_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MATCH_ENABLE, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_MC_LMC_TNR_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MC_LMC_TNR_MODE, 0, 2),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_WGT_EN, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_WGT_BYPASS, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_SFR_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_SFR_EN, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_SFR_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_SFR_EN, 1, 1),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_WGT_SFR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_SFR, 0, 7),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_Y_SFR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_SFR, 8, 19),
	[MTNR0_F_YUV_GEOMATCHL0_TNR_IMG_C_SFR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_TNR_SFR, 20, 31),
	[MTNR0_F_YUV_GEOMATCHL0_REF_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_REF_IMG_SIZE, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_REF_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_REF_IMG_SIZE, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_REF_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_REF_ROI_START, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_REF_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_REF_ROI_START, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_ROI_SIZE_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_ROI_SIZE, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_ROI_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_ROI_SIZE, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_IMG_SIZE, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_IMG_SIZE, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_START, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_START, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ACTIVE_SIZE, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ROI_START, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_SCH_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_SCH_ROI_START, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_MV_WIDTH] = PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MV_SIZE, 0, 14),
	[MTNR0_F_YUV_GEOMATCHL0_MV_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MV_SIZE, 16, 30),
	[MTNR0_F_YUV_GEOMATCHL0_MV_BLOCK_H] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MV_BLOCK_SIZE, 0, 7),
	[MTNR0_F_YUV_GEOMATCHL0_MV_BLOCK_W] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MV_BLOCK_SIZE, 16, 23),
	[MTNR0_F_YUV_GEOMATCHL0_MONO_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_MONO_EN, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_LMC_BILINEAR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_LMC_BILINEAR, 0, 1),
	[MTNR0_F_YUV_GEOMATCHL0_LMC_BILINEAR_BLEND] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_LMC_BILINEAR, 8, 16),
	[MTNR0_F_YUV_GEOMATCHL0_OOBSET_CENTERMV_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_OOBSET_EN, 0, 0),
	[MTNR0_F_YUV_GEOMATCHL0_OOBSET_INTERMV_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_OOBSET_EN, 1, 1),
	[MTNR0_F_YUV_GEOMATCHL0_OOBSET_VALUE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_GEOMATCHL0_OOBSET_VALUE, 0, 9),
	[MTNR0_F_STAT_MVCONTROLLER_ENABLE] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_ENABLE, 0, 0),
	[MTNR0_F_STAT_MVCONTROLLER_MV_IN_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_IN_SIZE, 0, 8),
	[MTNR0_F_STAT_MVCONTROLLER_MV_IN_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_IN_SIZE, 16, 25),
	[MTNR0_F_STAT_MVCONTROLLER_MV_OUT_WIDTH] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_OUT_SIZE, 0, 8),
	[MTNR0_F_STAT_MVCONTROLLER_MV_OUT_HEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_OUT_SIZE, 16, 25),
	[MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_EN, 0, 0),
	[MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_X] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR, 0, 10),
	[MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_Y] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR, 16, 26),
	[MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_X] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET, 0, 9),
	[MTNR0_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET, 16, 25),
	[MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_X] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR, 0, 10),
	[MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_Y] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR, 16, 26),
	[MTNR0_F_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF, 0, 2),
	[MTNR0_F_STAT_MVCONTROLLER_L0_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_MVCONTROLLER_CRC, 0, 7),
	[MTNR0_F_YUV_MIXERL0_ENABLE] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_ENABLE, 0, 0),
	[MTNR0_F_YUV_MIXERL0_MERGE_BYPASS] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_ENABLE, 1, 1),
	[MTNR0_F_YUV_MIXERL0_STILL_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_STILL_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_WGT_UPDATE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_UPDATE_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_MODE] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MODE, 0, 1),
	[MTNR0_F_YUV_MIXERL0_OUTPUT_MODE] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MODE, 2, 4),
	[MTNR0_F_YUV_MIXERL0_OUTPUT_SHIFT] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MODE, 5, 8),
	[MTNR0_F_YUV_MIXERL0_MERGE_MODE] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MODE, 9, 9),
	[MTNR0_F_YUV_MIXERL0_MINIMUM_FLIT_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MINIMUM_FLIT_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_SAD_SHIFT] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SAD_SHIFT, 0, 2),
	[MTNR0_F_YUV_MIXERL0_ZSAD_SHIFT] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SAD_SHIFT, 10, 12),
	[MTNR0_F_YUV_MIXERL0_SAD_Y_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SAD_Y_GAIN, 0, 6),
	[MTNR0_F_YUV_MIXERL0_SAD_U_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SAD_Y_GAIN, 8, 14),
	[MTNR0_F_YUV_MIXERL0_SAD_V_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SAD_Y_GAIN, 16, 22),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_0, 16, 29),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_2, 16, 29),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_4, 16, 29),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_SLOPE_0_6, 16, 29),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_0] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_0, 0, 11),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_1] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_0, 16, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_2] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_2, 0, 11),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_3] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_2, 16, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_4] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_4, 0, 11),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_5] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_4, 16, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_6] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_6, 0, 11),
	[MTNR0_F_YUV_MIXERL0_THRESH_0_7] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_0_6, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_0, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_0, 8, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_0, 16, 21),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_0, 24, 29),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_4, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_4, 8, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_4, 16, 21),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_0_4, 24, 29),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_0, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_0, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_2, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_2, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_4, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_4, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_6, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_0_6, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_0, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_0, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_2, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_2, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_4, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_4, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_6, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_WIDTH_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_WIDTH_0_6, 16, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_0, 16, 29),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_2, 16, 29),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_4, 16, 29),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_SLOPE_0_6, 16, 29),
	[MTNR0_F_YUV_MIXERL0_WGT_SAD] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_SAD, 0, 8),
	[MTNR0_F_YUV_MIXERL0_WGT_PD] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_PD, 0, 8),
	[MTNR0_F_YUV_MIXERL0_WGT_ZSAD] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_ZSAD, 0, 8),
	[MTNR0_F_YUV_MIXERL0_WGT_MOTION_UNCERT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_MOTION_UNCERT, 0, 8),
	[MTNR0_F_YUV_MIXERL0_COST_SHIFT] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_COST_SHIFT, 0, 3),
	[MTNR0_F_YUV_MIXERL0_COST_SCALER] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_COST_SHIFT, 8, 16),
	[MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_YUV_MERGING_SEP, 0, 0),
	[MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV, 0, 7),
	[MTNR0_F_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTY] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_YUV_MERGING_SEP_WEIGHTUV, 8, 15),
	[MTNR0_F_YUV_MIXERL0_INHERITANCE_WEIGHT_FRACS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_INHERITANCE_WEIGHT_FRACS, 0, 2),
	[MTNR0_F_YUV_MIXERL0_MAX_INHERITANCE_WEIGHT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MAX_INHERITANCE_WEIGHT, 0, 7),
	[MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_UPDATE_WGTTOMEM_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_RSHIFT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_UPDATE_WGTTOMEM_EN, 1, 3),
	[MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_SCALE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_UPDATE_WGTTOMEM_EN, 4, 8),
	[MTNR0_F_YUV_MIXERL0_UPDATE_WGTTOMEM_ADDCST] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_UPDATE_WGTTOMEM_EN, 9, 16),
	[MTNR0_F_YUV_MIXERL0_WEIGHT_UPDATE_OOB_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WEIGHT_UPDATE_OOB_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_TNR_MONO_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_TNR_MONO_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_0, 0, 11),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_0, 12, 23),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_2, 0, 11),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_2, 12, 23),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_4, 0, 11),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_4, 12, 23),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_6, 0, 11),
	[MTNR0_F_YUV_MIXERL0_LUMA_ANCHOR_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_ANCHOR_0_6, 12, 23),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_0, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_2, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_4, 14, 27),
	[MTNR0_F_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_THRESH_ANCHOR_SLOPE_GRAD_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_WEIGHT_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SUB_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_ZSAD_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LF_HF_DECOMP_EN, 1, 1),
	[MTNR0_F_YUV_MIXERL0_MIN_INHERIT_WGT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LF_HF_DECOMP_EN, 2, 9),
	[MTNR0_F_YUV_MIXERL0_OUTPUT_WGT_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_OUTPUT_WGT_MODE, 0, 1),
	[MTNR0_F_YUV_MIXERL0_BINNING_X] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_BINNING_X, 0, 18),
	[MTNR0_F_YUV_MIXERL0_BINNING_Y] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_BINNING_Y, 0, 18),
	[MTNR0_F_YUV_MIXERL0_BIQUAD_SCALE_SHIFT_ADDER] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_BIQUAD_SCALE_SHIFT_ADDER, 0, 4),
	[MTNR0_F_YUV_MIXERL0_BIQUAD_FACTOR_A_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_BIQUAD_FACTOR_A_Y, 0, 12),
	[MTNR0_F_YUV_MIXERL0_BIQUAD_FACTOR_B_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_BIQUAD_FACTOR_A_Y, 13, 25),
	[MTNR0_F_YUV_MIXERL0_RADIAL_CENTER_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_RADIAL_CENTER_X, 0, 15),
	[MTNR0_F_YUV_MIXERL0_RADIAL_CENTER_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_RADIAL_CENTER_X, 16, 31),
	[MTNR0_F_YUV_MIXERL0_RADIAL_THRESH_LIMIT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_RADIAL_THRESH_LIMIT, 0, 12),
	[MTNR0_F_YUV_MIXERL0_RADIAL_TUNE_SHIFT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_RADIAL_TUNE_SHIFT, 0, 2),
	[MTNR0_F_YUV_MIXERL0_ELLIPTIC_FACTOR_A] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_ELLIPTIC_FACTOR, 0, 3),
	[MTNR0_F_YUV_MIXERL0_ELLIPTIC_FACTOR_B] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_ELLIPTIC_FACTOR, 4, 7),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_PROPAGATION_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_EN, 2, 2),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_EN, 3, 4),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_PROPAGATION_MODE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_EN, 5, 6),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN, 0, 7),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MAX] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN, 8, 15),
	[MTNR0_F_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MU] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MC_REFINE_FALLBACK_TH_MIN, 16, 19),
	[MTNR0_F_YUV_MIXERL0_DLFE_WGT_EN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_DLFE_WGT_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_COST_AT_FLAT_REGION_SAD_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_COST_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_COST_AT_FLAT_REGION_SUPPRESS_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_COST_EN, 1, 1),
	[MTNR0_F_YUV_MIXERL0_COST_MAX_PD_SAD_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_COST_EN, 2, 2),
	[MTNR0_F_YUV_MIXERL0_FLAT_COST_MAX] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_FLAT_COST_MIN_MAX, 0, 11),
	[MTNR0_F_YUV_MIXERL0_FLAT_COST_MIN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_FLAT_COST_MIN_MAX, 16, 27),
	[MTNR0_F_YUV_MIXERL0_FLAT_COST_ADDING_FACTOR] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_FLAT_COST, 0, 8),
	[MTNR0_F_YUV_MIXERL0_FLAT_COST_THRESHOLD] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_FLAT_COST, 16, 24),
	[MTNR0_F_YUV_MIXERL0_LUMA_SCALE_RATIO] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_LUMA_SCALE_RATIO, 0, 2),
	[MTNR0_F_YUV_MIXERL0_PD_SHIFT] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_PD, 0, 2),
	[MTNR0_F_YUV_MIXERL0_PD_Y_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_PD, 8, 14),
	[MTNR0_F_YUV_MIXERL0_PD_U_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_PD, 16, 22),
	[MTNR0_F_YUV_MIXERL0_PD_V_GAIN] = PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_PD, 24, 30),
	[MTNR0_F_YUV_MIXERL0_PEDESTAL_FOR_LUMA] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_PEDESTAL, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESHOLD_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESHOLD_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 1, 1),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 2, 2),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 3, 3),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 4, 4),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 5, 5),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_SEGMENT_EN_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_SEGMENT_EN, 6, 6),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0, 6, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0, 12, 17),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_0, 18, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4, 6, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CORING_TH_0_4, 12, 17),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0, 6, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0, 12, 17),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_0, 18, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4, 0, 5),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4, 6, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_CLIP_TH_0_4, 12, 17),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0, 0, 7),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0, 8, 15),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0, 16, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_0, 24, 31),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4, 0, 7),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4, 8, 15),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_CONFMAP_GAIN_0_4, 16, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_0, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_2, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_4, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6, 0, 13),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_SLOPE_0_6, 14, 27),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_0, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_0, 12, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_2, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_2, 12, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_4, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_4, 12, 23),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_6, 0, 11),
	[MTNR0_F_YUV_MIXERL0_SEGVEC_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_SEGVEC_THRESH_0_6, 12, 23),
	[MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_OFF_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_OFF_EN, 0, 0),
	[MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE, 0, 11),
	[MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SHIFT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE, 12, 15),
	[MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_RADIAL_LIMIT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE, 16, 28),
	[MTNR0_F_YUV_MIXERL0_MOTION_UNCERT_MERGE_BYPASS_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_MOTION_UNCERT_RADIAL_SCALE, 29, 29),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_EN] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING, 0, 0),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_0, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_1, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_2, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_3, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_4, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_5, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_6, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_FACTOR_0_7, 0, 6),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_0, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_1, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_2, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_3, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_4, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_5, 0, 13),
	[MTNR0_F_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_MIXERL0_WGT_LAYER_BLENDING_SLOPE_0_6, 0, 13),
	[MTNR0_F_STAT_SEGMAPPING_BYPASS] = PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_BYPASS, 0, 0),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_0] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 0, 2),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_1] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 4, 6),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_2] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 8, 10),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_3] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 12, 14),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_4] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 16, 18),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_5] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 20, 22),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_6] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 24, 26),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_7] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_0, 28, 30),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_8] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 0, 2),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_9] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 4, 6),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_10] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 8, 10),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_11] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 12, 14),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_12] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 16, 18),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_13] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 20, 22),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_14] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 24, 26),
	[MTNR0_F_STAT_SEGMAPPING_MIXER_0_15] =
		PMIO_FIELD_DESC(MTNR0_R_STAT_SEGMAPPING_MIXER_1, 28, 30),
	[MTNR0_F_YUV_CROPCLEANOTFL0_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANOTFL0_BYPASS, 0, 0),
	[MTNR0_F_YUV_CROPCLEANOTFL0_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANOTFL0_START, 0, 14),
	[MTNR0_F_YUV_CROPCLEANOTFL0_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANOTFL0_START, 16, 30),
	[MTNR0_F_YUV_CROPCLEANOTFL0_SIZE_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANOTFL0_SIZE, 0, 14),
	[MTNR0_F_YUV_CROPCLEANOTFL0_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANOTFL0_SIZE, 16, 30),
	[MTNR0_F_YUV_CROPCLEANDMAL0_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANDMAL0_BYPASS, 0, 0),
	[MTNR0_F_YUV_CROPCLEANDMAL0_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANDMAL0_START, 0, 14),
	[MTNR0_F_YUV_CROPCLEANDMAL0_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANDMAL0_START, 16, 30),
	[MTNR0_F_YUV_CROPCLEANDMAL0_SIZE_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANDMAL0_SIZE, 0, 14),
	[MTNR0_F_YUV_CROPCLEANDMAL0_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPCLEANDMAL0_SIZE, 16, 30),
	[MTNR0_F_YUV_CROPWEIGHTDMAL0_BYPASS] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPWEIGHTDMAL0_BYPASS, 0, 0),
	[MTNR0_F_YUV_CROPWEIGHTDMAL0_START_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPWEIGHTDMAL0_START, 0, 14),
	[MTNR0_F_YUV_CROPWEIGHTDMAL0_START_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPWEIGHTDMAL0_START, 16, 30),
	[MTNR0_F_YUV_CROPWEIGHTDMAL0_SIZE_X] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPWEIGHTDMAL0_SIZE, 0, 14),
	[MTNR0_F_YUV_CROPWEIGHTDMAL0_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CROPWEIGHTDMAL0_SIZE, 16, 30),
	[MTNR0_F_YUV_MIXERL0_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_LBCTRL_IN, 0, 7),
	[MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_LBCTRL_IN, 8, 15),
	[MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_OOB_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_LBCTRL_IN, 16, 23),
	[MTNR0_F_YUV_GEOMATCHL0_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_LBCTRL_IN, 24, 31),
	[MTNR0_F_YUV_MIXERL0_OTF_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_MIXER_OUT, 0, 7),
	[MTNR0_F_YUV_MIXERL0_OTF_DIRTY_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_MIXER_OUT, 8, 15),
	[MTNR0_F_YUV_MIXERL0_OTF_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_MIXER_OUT, 16, 23),
	[MTNR0_F_YUV_MIXERL0_OTF_SEG_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_MIXER_OUT, 24, 31),
	[MTNR0_F_YUV_MIXERL0_DMA_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_CMN_WDMA_IN, 0, 7),
	[MTNR0_F_YUV_MIXERL0_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_CMN_WDMA_IN, 8, 15),
	[MTNR0_F_YUV_DATASHIFTERWDMAL0_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_CMN_WDMA_IN, 16, 23),
	[MTNR0_F_STAT_OTF2TILEL0_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR0_R_YUV_CRC_CMN_WDMA_IN, 24, 31),
};

static const struct pmio_range mtnr0_volatile_ranges[] = {
	pmio_reg_range(MTNR0_R_YUV_RDMACL_EN, MTNR0_R_YUV_RDMACL_EN),
};

static const struct pmio_access_table mtnr0_volatile_ranges_table = {
	.yes_ranges = mtnr0_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(mtnr0_volatile_ranges),
};

static const struct pmio_range mtnr0_wr_noinc_ranges[] = {};

static const struct pmio_access_table mtnr0_wr_noinc_ranges_table = {
	.yes_ranges = mtnr0_wr_noinc_ranges,
	.n_yes_ranges = ARRAY_SIZE(mtnr0_wr_noinc_ranges),
};

static const struct pmio_range_cfg mtnr0_range_cfgs[] = {};
#endif
