# ðŸ”¹ Day 1 â€“ Skill 1: Introduction to Icarus Verilog (iverilog)

---

## Lessons

## L1 â€“ Introduction to iverilog Design Testbench

### Simulator
- RTL design is checked for adherence to the spec by simulating the design.
- Simulator is the tool used for simulating the design.
    - Iverilog is the tool used for this course.

### Design
- Design is the actual Verilog code or set of verilog Codes which has the intended functionality to meet the required specifications.

### Testbench
- testbench is the setup to supply stimulus (test_vectors) to the design to check its functionality.

### How Simulator works
- Simulator looks for the changes on the input signals.
- Upon change to the input, the output is evaluated.
  - If no change in the input, no change in the output.
- Simulator is looking for the change in the values of input.

<p align="center">
  <img src="../W1_images/Testbench.png" alt="O4 and Applications" width="600" style="border:2px solid black;"/>
  <br/>
  <em>Figure 1: Basic Testbench Structure</em>
</p>

---

### Iverilog based Simulation Flow

<p align="center">
  <img src="../W1_images/Iv_Sim_Flow.png" alt="O4 and Applications" width="600" style="border:2px solid black;"/>
  <br/>
  <em>Figure 2: Iverilog based Simulation Flow</em>
</p>

----

- ðŸ“„ [Go to Day 1 Skill 2](./D1SK2_Labs_with_Iverilog_and_GTKWave.md)
- ðŸ“„ [Go to Week 1 Day 1 details](./W1_D1_readme.md)
- ðŸ“„ [Go to Week 1 details](../Week_1_readme.md)


