
Q
Command: %s
1870*	planAhead2%
#read_checkpoint top_test_routed.dcpZ12-2866
L
-Analyzing %s Unisim elements for replacement
17*netlist2
260Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
K
Netlist was created with %s %s291*project2
Vivado2
2013.2Z1-479
é
Loading clock regions from %s
13*device2W
U/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xmlZ21-13
è
Loading clock buffers from %s
11*device2X
V/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/PinFunctions.xmlZ21-17
å
Loading package from %s
16*device2[
Y/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.2/data/./parts/xilinx/virtex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.2/data/parts/xilinx/virtex7/ConfigModes.xmlZ21-14
1
Pushed %s inverter(s).
98*opt2
0Z31-138
M
 Attempting to get a license: %s
78*common2
Internal_bitstreamZ17-78
K
Failed to get a license: %s
295*common2
Internal_bitstreamZ17-301
≤
Parsing XDC File [%s]
179*designutils2|
z/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-8129-liberty.ece.cmu.edu/dcp/top_test.xdcZ20-179
Æ
No ports matched '%s'.
584*	planAhead2
GPIO_LED_6_LS2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
968@Z12-584
≥
"'%s' expects at least one object.
55*common2
set_property2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
968@Z17-55
Æ
No ports matched '%s'.
584*	planAhead2
GPIO_LED_7_LS2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
978@Z12-584
≥
"'%s' expects at least one object.
55*common2
set_property2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
978@Z17-55
Ø
No ports matched '%s'.
584*	planAhead2
GPIO_LED_6_LS2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
1008@Z12-584
¥
"'%s' expects at least one object.
55*common2
set_property2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
1008@Z17-55
Ø
No ports matched '%s'.
584*	planAhead2
GPIO_LED_7_LS2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
1018@Z12-584
¥
"'%s' expects at least one object.
55*common2
set_property2\
X/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.srcs/constrs_1/new/top_test.xdc2
1018@Z17-55
ª
Finished Parsing XDC File [%s]
178*designutils2|
z/work/team_psx/labs/lab2_sound/hdmi_test_v5/hdmi_test_v5.runs/impl_1/.Xil/Vivado-8129-liberty.ece.cmu.edu/dcp/top_test.xdcZ20-178
6
Reading XDEF placement.
206*designutilsZ20-206
4
Reading XDEF routing.
207*designutilsZ20-207
§
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
Read XDEF File: 2

00:00:032

00:00:032

1182.2812
84.906Z17-268
3
Restoring placement.
754*designutilsZ20-754
ö
ORestored %s out of %s XDEF sites from archive | CPU: %s secs | Memory: %s MB |
403*designutils2
228272
228272
	10.1200002

170.584976Z20-403
c
!Unisim Transformation Summary:
%s111*project2'
%No Unisim elements were transformed.
Z1-111
1
%Phase 0 | Netlist Checksum: b66d7773
*common
ß
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
read_checkpoint: 2

00:00:402

00:00:402

1265.4532

1113.785Z17-268
x
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
Implementation2
	xc7vx485tZ17-347
h
0Got license for feature '%s' and/or device '%s'
310*common2
Implementation2
	xc7vx485tZ17-349
]
,Running DRC as a precondition to command %s
1349*	planAhead2
write_bitstreamZ12-1349
5
Running DRC with %s threads
24*drc2
4Z23-27
K
DRC finished with %s
1905*	planAhead2
0 Errors, 4 WarningsZ12-3199
`
BPlease refer to the DRC report (report_drc) for more information.
1906*	planAheadZ12-3200
6
Loading data files...
1271*designutilsZ12-1165
5
Loading site data...
1273*designutilsZ12-1167
6
Loading route data...
1272*designutilsZ12-1166
6
Processing options...
1362*designutilsZ12-1514
3
Creating bitmap...
1249*designutilsZ12-1141
.
Creating bitstream...
7*	bitstreamZ40-7
D
Writing bitstream %s...
11*	bitstream2
./top_test.bitZ40-11
=
Bitgen Completed Successfully.
1606*	planAheadZ12-1842
¶
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
write_bitstream: 2

00:01:582

00:01:482

1756.6052	
491.152Z17-268


End Record