#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul  2 21:44:39 2025
# Process ID: 18104
# Current directory: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10840 E:\Experiment Files\CPU_desigin\LAB2\proj_miniRV_minisys\proj_single_cycle\proj_single_cycle.xpr
# Log file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/vivado.log
# Journal file: E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.xpr}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DRAM.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DRAM.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DRAM.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DRAM.v}}
file delete -force {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/DRAM.v}
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir {e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip}
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
generate_target {instantiation_template} [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}]
launch_runs -jobs 12 DRAM_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v}}] -no_script -reset -force -quiet
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v}}
file delete -force {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v}
remove_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myIROM.v}}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/ALU.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/controller.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/controller.v}}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/program.coe}] [get_ips IROM]
generate_target all [get_files  {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 12 IROM_synth_1
export_simulation -of_objects [get_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/IROM/IROM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.coefficient_file {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/programDRAM.coe}] [get_ips DRAM]
generate_target all [get_files  {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}] -no_script -sync -force -quiet
reset_run DRAM_synth_1
launch_runs -jobs 12 DRAM_synth_1
export_simulation -of_objects [get_files {{e:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/ip/DRAM/DRAM.xci}}] -directory {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files} -ipstatic_source_dir {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/modelsim} {questa=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/questa} {riviera=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/riviera} {activehdl=E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LED.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Digital_LED.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Switch.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Switch.v}}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/LED.v}}
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Button.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Button.v}}
update_compile_order -fileset sources_1
close [ open {E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Timer.v} w ]
add_files {{E:/Experiment Files/CPU_desigin/LAB2/proj_miniRV_minisys/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/Timer.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
