# ğŸ“ Recommended File Structure - UCIe Sideband UVM Agent

## ğŸ¯ **Overview**

This document recommends a professional file structure for the UCIe sideband UVM agent that follows industry best practices for SystemVerilog/UVM projects.

## ğŸ“‚ **Recommended Directory Structure**

```
ucie_sideband_agent/
â”œâ”€â”€ README.md                           # Project overview and quick start
â”œâ”€â”€ LICENSE                             # License file
â”œâ”€â”€ CHANGELOG.md                        # Version history and changes
â”‚
â”œâ”€â”€ doc/                               # Documentation
â”‚   â”œâ”€â”€ specification/                 # UCIe specification references
â”‚   â”‚   â”œâ”€â”€ ucie_sideband_spec.pdf    # UCIe sideband specification
â”‚   â”‚   â””â”€â”€ protocol_summary.md       # Protocol summary and key points
â”‚   â”œâ”€â”€ user_guide/                   # User documentation
â”‚   â”‚   â”œâ”€â”€ getting_started.md        # Quick start guide
â”‚   â”‚   â”œâ”€â”€ configuration.md          # Configuration options
â”‚   â”‚   â”œâ”€â”€ examples.md               # Usage examples
â”‚   â”‚   â””â”€â”€ troubleshooting.md        # Common issues and solutions
â”‚   â”œâ”€â”€ design/                       # Design documentation
â”‚   â”‚   â”œâ”€â”€ architecture.md           # Agent architecture overview
â”‚   â”‚   â”œâ”€â”€ timing_analysis.md        # Timing requirements and analysis
â”‚   â”‚   â””â”€â”€ protocol_compliance.md    # Protocol compliance details
â”‚   â””â”€â”€ api/                          # API documentation
â”‚       â”œâ”€â”€ transaction_api.md         # Transaction class API
â”‚       â”œâ”€â”€ driver_api.md             # Driver class API
â”‚       â”œâ”€â”€ monitor_api.md            # Monitor class API
â”‚       â””â”€â”€ agent_api.md              # Agent class API
â”‚
â”œâ”€â”€ src/                              # Source code
â”‚   â”œâ”€â”€ interfaces/                   # SystemVerilog interfaces
â”‚   â”‚   â”œâ”€â”€ sideband_interface.sv     # Main sideband interface
â”‚   â”‚   â””â”€â”€ sideband_interface_pkg.sv # Interface package (if needed)
â”‚   â”‚
â”‚   â”œâ”€â”€ packages/                     # SystemVerilog packages
â”‚   â”‚   â”œâ”€â”€ sideband_pkg.sv          # Main package with types/enums
â”‚   â”‚   â””â”€â”€ sideband_coverage_pkg.sv  # Coverage definitions package
â”‚   â”‚
â”‚   â”œâ”€â”€ transaction/                  # Transaction layer
â”‚   â”‚   â”œâ”€â”€ sideband_transaction.sv   # Transaction item class
â”‚   â”‚   â””â”€â”€ sideband_sequence_lib.sv  # Sequence library
â”‚   â”‚
â”‚   â”œâ”€â”€ driver/                       # Driver components
â”‚   â”‚   â”œâ”€â”€ sideband_driver.sv        # Main driver class
â”‚   â”‚   â””â”€â”€ sideband_driver_cfg.sv    # Driver configuration class
â”‚   â”‚
â”‚   â”œâ”€â”€ monitor/                      # Monitor components
â”‚   â”‚   â”œâ”€â”€ sideband_monitor.sv       # Main monitor class
â”‚   â”‚   â””â”€â”€ sideband_coverage.sv      # Functional coverage collector
â”‚   â”‚
â”‚   â”œâ”€â”€ sequencer/                    # Sequencer components
â”‚   â”‚   â”œâ”€â”€ sideband_sequencer.sv     # Sequencer class
â”‚   â”‚   â””â”€â”€ sideband_sequences.sv     # Base sequences
â”‚   â”‚
â”‚   â”œâ”€â”€ agent/                        # Agent container
â”‚   â”‚   â”œâ”€â”€ sideband_agent.sv         # Main agent class
â”‚   â”‚   â””â”€â”€ sideband_agent_cfg.sv     # Agent configuration class
â”‚   â”‚
â”‚   â””â”€â”€ env/                          # Environment (if needed)
â”‚       â”œâ”€â”€ sideband_env.sv           # Environment class
â”‚       â””â”€â”€ sideband_env_cfg.sv       # Environment configuration
â”‚
â”œâ”€â”€ tests/                            # Test environments and testcases
â”‚   â”œâ”€â”€ unit/                         # Unit tests
â”‚   â”‚   â”œâ”€â”€ transaction_test.sv       # Transaction unit tests
â”‚   â”‚   â”œâ”€â”€ driver_test.sv           # Driver unit tests
â”‚   â”‚   â””â”€â”€ monitor_test.sv          # Monitor unit tests
â”‚   â”‚
â”‚   â”œâ”€â”€ integration/                  # Integration tests
â”‚   â”‚   â”œâ”€â”€ loopback_test.sv         # Driver-monitor loopback test
â”‚   â”‚   â””â”€â”€ protocol_test.sv         # Protocol compliance test
â”‚   â”‚
â”‚   â”œâ”€â”€ regression/                   # Regression test suite
â”‚   â”‚   â”œâ”€â”€ basic_regression.sv       # Basic functionality tests
â”‚   â”‚   â””â”€â”€ stress_regression.sv     # Stress and corner case tests
â”‚   â”‚
â”‚   â””â”€â”€ testbenches/                 # Complete testbenches
â”‚       â”œâ”€â”€ basic_tb/                # Basic testbench
â”‚       â”‚   â”œâ”€â”€ tb_top.sv           # Testbench top module
â”‚       â”‚   â”œâ”€â”€ test_pkg.sv         # Test package
â”‚       â”‚   â””â”€â”€ test_list.f         # File list for basic tests
â”‚       â”‚
â”‚       â””â”€â”€ advanced_tb/             # Advanced testbench
â”‚           â”œâ”€â”€ tb_top.sv           # Advanced testbench top
â”‚           â”œâ”€â”€ test_pkg.sv         # Advanced test package
â”‚           â””â”€â”€ test_list.f         # File list for advanced tests
â”‚
â”œâ”€â”€ examples/                         # Usage examples
â”‚   â”œâ”€â”€ simple_example/              # Simple usage example
â”‚   â”‚   â”œâ”€â”€ simple_test.sv           # Simple test case
â”‚   â”‚   â”œâ”€â”€ simple_tb.sv             # Simple testbench
â”‚   â”‚   â””â”€â”€ run_simple.f             # Run script for simple example
â”‚   â”‚
â”‚   â”œâ”€â”€ advanced_example/            # Advanced usage example
â”‚   â”‚   â”œâ”€â”€ advanced_test.sv         # Advanced test case
â”‚   â”‚   â”œâ”€â”€ advanced_tb.sv           # Advanced testbench
â”‚   â”‚   â””â”€â”€ run_advanced.f           # Run script for advanced example
â”‚   â”‚
â”‚   â””â”€â”€ timing_example/              # Timing analysis example
â”‚       â”œâ”€â”€ timing_test.sv           # Timing verification test
â”‚       â”œâ”€â”€ timing_tb.sv             # Timing testbench
â”‚       â””â”€â”€ run_timing.f             # Run script for timing example
â”‚
â”œâ”€â”€ scripts/                         # Build and utility scripts
â”‚   â”œâ”€â”€ build/                       # Build scripts
â”‚   â”‚   â”œâ”€â”€ compile.sh               # Compilation script
â”‚   â”‚   â”œâ”€â”€ elaborate.sh             # Elaboration script
â”‚   â”‚   â””â”€â”€ simulate.sh              # Simulation script
â”‚   â”‚
â”‚   â”œâ”€â”€ regression/                  # Regression scripts
â”‚   â”‚   â”œâ”€â”€ run_regression.py        # Main regression runner
â”‚   â”‚   â”œâ”€â”€ test_list.yaml          # Test configuration file
â”‚   â”‚   â””â”€â”€ report_generator.py     # Test report generator
â”‚   â”‚
â”‚   â””â”€â”€ utils/                       # Utility scripts
â”‚       â”œâ”€â”€ file_generator.py        # File list generator
â”‚       â”œâ”€â”€ coverage_merger.py       # Coverage merge utility
â”‚       â””â”€â”€ wave_setup.tcl          # Waveform setup script
â”‚
â”œâ”€â”€ config/                          # Configuration files
â”‚   â”œâ”€â”€ simulator/                   # Simulator-specific configs
â”‚   â”‚   â”œâ”€â”€ vcs.f                   # VCS file list
â”‚   â”‚   â”œâ”€â”€ questa.f                # Questa file list
â”‚   â”‚   â”œâ”€â”€ xcelium.f               # Xcelium file list
â”‚   â”‚   â””â”€â”€ verilator.f             # Verilator file list
â”‚   â”‚
â”‚   â”œâ”€â”€ coverage/                    # Coverage configurations
â”‚   â”‚   â”œâ”€â”€ coverage.cfg            # Coverage configuration
â”‚   â”‚   â””â”€â”€ coverage_groups.sv      # Coverage group definitions
â”‚   â”‚
â”‚   â””â”€â”€ lint/                       # Linting configurations
â”‚       â”œâ”€â”€ spyglass.prj            # SpyGlass project file
â”‚       â””â”€â”€ lint_waivers.txt        # Lint rule waivers
â”‚
â”œâ”€â”€ tools/                          # Tool-specific files
â”‚   â”œâ”€â”€ makefiles/                  # Makefiles for different flows
â”‚   â”‚   â”œâ”€â”€ Makefile.vcs           # VCS Makefile
â”‚   â”‚   â”œâ”€â”€ Makefile.questa        # Questa Makefile
â”‚   â”‚   â””â”€â”€ Makefile.common        # Common Makefile rules
â”‚   â”‚
â”‚   â””â”€â”€ docker/                     # Docker environment
â”‚       â”œâ”€â”€ Dockerfile             # Docker image definition
â”‚       â””â”€â”€ docker-compose.yml     # Docker compose configuration
â”‚
â”œâ”€â”€ validation/                     # Validation and verification
â”‚   â”œâ”€â”€ protocols/                  # Protocol validation
â”‚   â”‚   â”œâ”€â”€ timing_checks.sv       # Timing validation
â”‚   â”‚   â””â”€â”€ protocol_checkers.sv   # Protocol compliance checkers
â”‚   â”‚
â”‚   â””â”€â”€ assertions/                 # SystemVerilog assertions
â”‚       â”œâ”€â”€ interface_assertions.sv # Interface-level assertions
â”‚       â””â”€â”€ protocol_assertions.sv  # Protocol-level assertions
â”‚
â””â”€â”€ release/                        # Release management
    â”œâ”€â”€ v1.0/                      # Version 1.0 release
    â”‚   â”œâ”€â”€ release_notes.md       # Release notes
    â”‚   â””â”€â”€ package/               # Packaged release files
    â”‚
    â””â”€â”€ latest/                    # Latest development
        â”œâ”€â”€ build_info.txt         # Build information
        â””â”€â”€ test_results/          # Latest test results
```

## ğŸ“‹ **File Naming Conventions**

### **SystemVerilog Files**:
- **Classes**: `<component>_<type>.sv` (e.g., `sideband_driver.sv`)
- **Interfaces**: `<name>_interface.sv` (e.g., `sideband_interface.sv`)
- **Packages**: `<name>_pkg.sv` (e.g., `sideband_pkg.sv`)
- **Testbenches**: `tb_<name>.sv` or `<name>_tb.sv`

### **Documentation Files**:
- **Markdown**: Use `.md` extension for all documentation
- **Specifications**: Include version in filename when applicable
- **API Docs**: Follow `<component>_api.md` pattern

### **Script Files**:
- **Shell Scripts**: Use `.sh` extension
- **Python Scripts**: Use `.py` extension
- **TCL Scripts**: Use `.tcl` extension
- **File Lists**: Use `.f` extension

## ğŸ¯ **Key Benefits of This Structure**

### **1. Scalability**
- **Modular Organization**: Easy to add new components
- **Clear Separation**: Different concerns in different directories
- **Version Management**: Structured release management

### **2. Maintainability**
- **Logical Grouping**: Related files grouped together
- **Clear Hierarchy**: Easy to navigate and understand
- **Consistent Naming**: Predictable file locations

### **3. Industry Standards**
- **UVM Best Practices**: Follows established UVM project structure
- **Tool Compatibility**: Works with all major EDA tools
- **CI/CD Ready**: Structure supports automated workflows

### **4. Documentation**
- **Comprehensive Docs**: Complete documentation structure
- **API Reference**: Dedicated API documentation
- **Examples**: Rich set of usage examples

## ğŸ”§ **Implementation Recommendations**

### **Phase 1: Core Structure**
```bash
# Create basic directory structure
mkdir -p src/{interfaces,packages,transaction,driver,monitor,sequencer,agent}
mkdir -p tests/{unit,integration,regression}
mkdir -p examples/simple_example
mkdir -p doc/{user_guide,design,api}
mkdir -p scripts/{build,utils}
mkdir -p config/{simulator,coverage}
```

### **Phase 2: File Migration**
```bash
# Move existing files to new structure
mv sideband_interface.sv src/interfaces/
mv sideband_transaction.sv src/transaction/
mv sideband_driver.sv src/driver/
mv sideband_monitor.sv src/monitor/
mv sideband_agent.sv src/agent/
```

### **Phase 3: Package Creation**
```systemverilog
// src/packages/sideband_pkg.sv
package sideband_pkg;
  import uvm_pkg::*;
  `include "uvm_macros.svh"
  
  // Include all type definitions
  `include "sideband_types.sv"
  
  // Include all classes
  `include "../transaction/sideband_transaction.sv"
  `include "../driver/sideband_driver.sv"
  `include "../monitor/sideband_monitor.sv"
  `include "../sequencer/sideband_sequencer.sv"
  `include "../agent/sideband_agent.sv"
endpackage
```

## ğŸ“Š **File List Generation**

### **Automated File Lists**:
```python
# scripts/utils/file_generator.py
def generate_file_list(simulator='vcs'):
    """Generate simulator-specific file list"""
    files = [
        'src/packages/sideband_pkg.sv',
        'src/interfaces/sideband_interface.sv',
        # Add all source files
    ]
    
    with open(f'config/simulator/{simulator}.f', 'w') as f:
        for file in files:
            f.write(f'{file}\n')
```

### **Makefile Integration**:
```makefile
# tools/makefiles/Makefile.common
SRC_DIR = src
TEST_DIR = tests
CONFIG_DIR = config

SOURCES = $(shell find $(SRC_DIR) -name "*.sv")
TESTS = $(shell find $(TEST_DIR) -name "*_test.sv")

compile: $(CONFIG_DIR)/simulator/$(SIMULATOR).f
	$(SIMULATOR_CMD) -f $<
```

## âœ… **Migration Strategy**

### **Current State Analysis**:
Your current files:
- âœ… `sideband_transaction.sv` â†’ `src/transaction/`
- âœ… `sideband_driver.sv` â†’ `src/driver/`
- âœ… `sideband_monitor.sv` â†’ `src/monitor/`
- âœ… `sideband_agent.sv` â†’ `src/agent/`
- âœ… `sideband_interface.sv` â†’ `src/interfaces/`

### **Recommended Migration Steps**:

1. **Create Directory Structure**
2. **Move Existing Files**
3. **Create Package Files**
4. **Update Include Paths**
5. **Create File Lists**
6. **Add Documentation**
7. **Create Examples**
8. **Set Up Build Scripts**

## ğŸ¯ **Final Benefits**

### **Professional Structure**:
- âœ… **Industry Standard**: Follows EDA industry best practices
- âœ… **Tool Compatible**: Works with all major simulators
- âœ… **Scalable**: Easy to extend and maintain
- âœ… **Well Documented**: Comprehensive documentation structure

### **Development Efficiency**:
- âœ… **Easy Navigation**: Logical file organization
- âœ… **Quick Onboarding**: Clear structure for new developers
- âœ… **Automated Builds**: Script-based build system
- âœ… **Version Control**: Structured release management

**This structure will transform your agent into a professional, maintainable, and scalable UVM verification IP!** ğŸ“âœ¨ğŸš€