Release 14.3 Drc P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Sat Apr 16 00:16:56 2022

drc -z freq_divider.ncd freq_divider.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net eq is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
