/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [9:0] _05_;
  wire [9:0] _06_;
  wire [36:0] _07_;
  wire [31:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_58z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire [37:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_75z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_82z;
  wire [4:0] celloutsig_0_83z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(celloutsig_0_11z & celloutsig_0_6z[4]);
  assign celloutsig_0_29z = ~(_01_ & celloutsig_0_19z);
  assign celloutsig_1_19z = ~(in_data[106] | celloutsig_1_7z);
  assign celloutsig_0_17z = ~celloutsig_0_0z[10];
  assign celloutsig_0_30z = ~((celloutsig_0_23z[0] | celloutsig_0_1z) & celloutsig_0_16z);
  assign celloutsig_0_31z = ~((celloutsig_0_21z[1] | celloutsig_0_17z) & celloutsig_0_19z);
  assign celloutsig_0_34z = ~((celloutsig_0_33z[7] | _02_) & celloutsig_0_15z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_2z[4] | in_data[56]) & celloutsig_0_6z[15]);
  assign celloutsig_0_19z = ~((celloutsig_0_18z | celloutsig_0_6z[34]) & celloutsig_0_8z[5]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_3z[12]) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | in_data[102]) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_6z[11] | celloutsig_0_11z) & (celloutsig_0_6z[9] | celloutsig_0_4z));
  assign celloutsig_0_18z = ~((in_data[27] | in_data[42]) & (celloutsig_0_7z | celloutsig_0_11z));
  assign celloutsig_1_0z = in_data[148] | ~(in_data[104]);
  assign celloutsig_0_1z = in_data[67] | ~(celloutsig_0_0z[4]);
  assign celloutsig_0_24z = celloutsig_0_21z[3] | ~(celloutsig_0_18z);
  assign celloutsig_0_48z = celloutsig_0_44z | celloutsig_0_34z;
  assign celloutsig_0_44z = celloutsig_0_7z ^ celloutsig_0_8z[7];
  assign celloutsig_1_8z = celloutsig_1_4z ^ celloutsig_1_5z;
  assign celloutsig_1_6z = ~(celloutsig_1_0z ^ celloutsig_1_1z);
  assign celloutsig_0_27z = { celloutsig_0_5z[4], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_24z } + { celloutsig_0_6z[1:0], celloutsig_0_23z };
  reg [9:0] _29_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _29_ <= 10'h000;
    else _29_ <= { _05_[9:6], _03_, _05_[4:3], celloutsig_0_23z };
  assign { _06_[9:4], _04_, _06_[2:0] } = _29_;
  reg [36:0] _30_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 37'h0000000000;
    else _30_ <= { in_data[40:5], celloutsig_0_1z };
  assign { _07_[36:32], _02_, _07_[30:22], _00_, _01_, _07_[19:9], _05_[9:6], _03_, _05_[4:3], _07_[1:0] } = _30_;
  assign celloutsig_0_9z = celloutsig_0_6z[12:9] & celloutsig_0_8z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_3z[5:2], celloutsig_1_10z } & { celloutsig_1_12z[0], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_58z = { celloutsig_0_2z[4:2], celloutsig_0_31z } / { 1'h1, celloutsig_0_23z[0], celloutsig_0_30z, celloutsig_0_56z };
  assign celloutsig_0_8z = { celloutsig_0_6z[16:12], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, celloutsig_0_0z[29:25], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_2z[5:2], celloutsig_0_4z } / { 1'h1, celloutsig_0_2z[4:1] };
  assign celloutsig_0_75z = { celloutsig_0_30z, celloutsig_0_46z, celloutsig_0_37z, celloutsig_0_11z } / { 1'h1, _06_[4], _04_, celloutsig_0_42z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_7z } / { 1'h1, celloutsig_0_15z[15:14] };
  assign celloutsig_1_1z = in_data[154:152] == { in_data[134:133], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[181:180], celloutsig_1_1z } == { in_data[174:173], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_2z[5:2] && { celloutsig_0_0z[5:3], celloutsig_0_1z };
  assign celloutsig_1_9z = ! celloutsig_1_3z[7:0];
  assign celloutsig_0_5z = { in_data[75:71], celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[4:0] };
  assign celloutsig_0_33z = - { celloutsig_0_3z[4:2], celloutsig_0_16z, celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[38:7] | in_data[31:0];
  assign celloutsig_0_6z = { celloutsig_0_0z[15:6], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z } | { in_data[89], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[22:17] | celloutsig_0_0z[21:16];
  assign celloutsig_0_37z = | { celloutsig_0_33z[9:3], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_19z };
  assign celloutsig_0_56z = | { celloutsig_0_5z[4:2], celloutsig_0_46z, celloutsig_0_9z };
  assign celloutsig_0_63z = | celloutsig_0_32z;
  assign celloutsig_0_42z = ^ { celloutsig_0_6z[25:23], celloutsig_0_31z, celloutsig_0_10z, celloutsig_0_31z };
  assign celloutsig_1_7z = ^ in_data[191:188];
  assign celloutsig_0_3z = in_data[31:27] << celloutsig_0_0z[30:26];
  assign celloutsig_0_32z = celloutsig_0_27z[4:1] << celloutsig_0_5z[4:1];
  assign celloutsig_0_83z = { celloutsig_0_58z[1], celloutsig_0_75z } << celloutsig_0_21z[5:1];
  assign celloutsig_0_12z = { celloutsig_0_10z[4:2], celloutsig_0_11z } >> in_data[78:75];
  assign celloutsig_0_82z = { celloutsig_0_36z[2:1], celloutsig_0_58z } - { celloutsig_0_9z[1], celloutsig_0_63z, celloutsig_0_37z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_48z };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } - { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_3z = { in_data[168:157], celloutsig_1_0z, celloutsig_1_0z } ~^ { in_data[132:121], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_15z = { celloutsig_0_12z[1], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_14z } ~^ { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_21z = celloutsig_0_15z[14:8] ~^ { celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z[4] & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_46z = ~((celloutsig_0_21z[4] & celloutsig_0_29z) | celloutsig_0_27z[3]);
  assign celloutsig_1_14z = ~((celloutsig_1_8z & celloutsig_1_7z) | in_data[112]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_36z = 4'h0;
    else if (!clkin_data[96]) celloutsig_0_36z = { celloutsig_0_14z, celloutsig_0_23z };
  assign { _05_[5], _05_[2:0] } = { _03_, celloutsig_0_23z };
  assign _06_[3] = _04_;
  assign { _07_[31], _07_[21:20], _07_[8:2] } = { _02_, _00_, _01_, _05_[9:6], _03_, _05_[4:3] };
  assign { out_data[134:128], out_data[96], out_data[37:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
