Vivado Simulator v2025.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/AMDDesignTools/2025.2/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2d_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj conv2d.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_21 -L floating_point_v7_0_26 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./conv2d_subsystem -s conv2d 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2d_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv1_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv1_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_155_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_155_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_conv2_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_conv2_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fadd_32ns_32ns_32_5_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module conv2d_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mac_muladd_4ns_4ns_4ns_8_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_4ns_4ns_4ns_8_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_4ns_4ns_4ns_8_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mac_muladd_8ns_4ns_4ns_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_8ns_4ns_4ns_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_8ns_4ns_4ns_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mac_muladd_8ns_4ns_4ns_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_8ns_4ns_4ns_12_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_8ns_4ns_4ns_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mac_muladd_9ns_4ns_4ns_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_9ns_4ns_4ns_12_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module conv2d_mac_muladd_9ns_4ns_4ns_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mul_4ns_6ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mul_4ns_6ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_mul_5ns_5ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_mul_5ns_5ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_pool1_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pool1_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_pool2_out_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2d_pool2_out_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/conv2d_subsystem/conv2d_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Desktop/Bharat_ARM_Challenge/hls_component/hls_component/hls/sim/verilog/ip/xil_defaultlib/conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_viv_comp
Compiling package xbip_utils_v3_0_15.xbip_utils_v3_0_15_pkg
Compiling package axi_utils_v2_0_11.axi_utils_v2_0_11_pkg
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_exp_table...
Compiling package mult_gen_v12_0_24.mult_gen_v12_0_24_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_21.floating_point_v7_1_21_pkg
Compiling package floating_point_v7_1_21.flt_utils
Compiling package xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.conv2d_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.conv2d_conv1_out_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv2d_pool1_out_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv2d_conv2_out_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv2d_pool2_out_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv2d_mul_4ns_6ns_9_1_1(NUM_STA...
Compiling module xil_defaultlib.conv2d_mac_muladd_4ns_4ns_4ns_8_...
Compiling module xil_defaultlib.conv2d_mac_muladd_4ns_4ns_4ns_8_...
Compiling module xil_defaultlib.conv2d_mac_muladd_9ns_4ns_4ns_12...
Compiling module xil_defaultlib.conv2d_mac_muladd_9ns_4ns_4ns_12...
Compiling module xil_defaultlib.conv2d_mac_muladd_8ns_4ns_4ns_11...
Compiling module xil_defaultlib.conv2d_mac_muladd_8ns_4ns_4ns_11...
Compiling module xil_defaultlib.conv2d_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_mac_muladd_8ns_4ns_4ns_12...
Compiling module xil_defaultlib.conv2d_mac_muladd_8ns_4ns_4ns_12...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_mul_5ns_5ns_9_1_1(NUM_STA...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_conv2d_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.conv2d_control_s_axi
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.conv2d_gmem0_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.conv2d_gmem1_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_store(CONSERV...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_burst_sequent...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_throttle(CONS...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi_write(CONSERV...
Compiling module xil_defaultlib.conv2d_gmem2_m_axi(C_M_AXI_ADDR_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_21.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_21.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_21.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_21.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_21.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fadd_32ns_32ns_32_5_full_dsp_1_ip [conv2d_fadd_32ns_32ns_32_5_full_...]
Compiling module xil_defaultlib.conv2d_fadd_32ns_32ns_32_5_full_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_21.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_21.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_21.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_21.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_21.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_21.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_21.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fmul_32ns_32ns_32_4_max_dsp_1_ip [conv2d_fmul_32ns_32ns_32_4_max_d...]
Compiling module xil_defaultlib.conv2d_fmul_32ns_32ns_32_4_max_d...
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_11.xbip_pipe_v3_0_11_viv [\xbip_pipe_v3_0_11_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_21.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_21.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_21.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_21.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21_viv [\floating_point_v7_1_21_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_21.floating_point_v7_1_21 [\floating_point_v7_1_21(c_xdevic...]
Compiling architecture conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip_arch of entity xil_defaultlib.conv2d_fcmp_32ns_32ns_1_2_no_dsp_1_ip [conv2d_fcmp_32ns_32ns_1_2_no_dsp...]
Compiling module xil_defaultlib.conv2d_fcmp_32ns_32ns_1_2_no_dsp...
Compiling module xil_defaultlib.conv2d
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=47)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=9)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_conv2d_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot conv2d
