// Seed: 1943664371
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4
);
  wire [-1 : -1 'b0] id_6;
  assign module_1._id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd90
) (
    output wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input uwire id_8
    , id_15,
    input tri0 id_9,
    input tri _id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13
);
  integer [{  id_10  {  -1  }  } : ~  1 'b0] id_16;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_6,
      id_9
  );
  assign id_15 = -1 ? id_3 : id_10 !== -1 ? id_10 : id_10 ? -1 ? -1 : -1 : id_3;
endmodule
