#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun  4 02:05:15 2021
# Process ID: 1655663
# Current directory: /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1
# Command line: vivado -log overlay.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source overlay.tcl -notrace
# Log file: /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay.vdi
# Journal file: /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source overlay.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mh02127/pixel_manipulation/embedded-security-project/hls-proj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top overlay -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.dcp' for cell 'axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_pixel_0/overlay_pixel_0.dcp' for cell 'pixel'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.dcp' for cell 'ps'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.dcp' for cell 'rst_ps_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_xbar_1/overlay_xbar_1.dcp' for cell 'axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_pc_1/overlay_auto_pc_1.dcp' for cell 'axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_0/overlay_auto_us_0.dcp' for cell 'axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_1/overlay_auto_us_1.dcp' for cell 'axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_xbar_0/overlay_xbar_0.dcp' for cell 'ps_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_pc_0/overlay_auto_pc_0.dcp' for cell 'ps_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2288.238 ; gain = 0.000 ; free physical = 194621 ; free virtual = 207057
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.xdc] for cell 'ps/inst'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_ps_0/overlay_ps_0.xdc] for cell 'ps/inst'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0.xdc] for cell 'axi_dma_0/U0'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0_board.xdc] for cell 'rst_ps_50M/U0'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0_board.xdc] for cell 'rst_ps_50M/U0'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.xdc] for cell 'rst_ps_50M/U0'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_rst_ps_50M_0/overlay_rst_ps_50M_0.xdc] for cell 'rst_ps_50M/U0'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_axi_dma_0_0/overlay_axi_dma_0_0_clocks.xdc] for cell 'axi_dma_0/U0'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_0/overlay_auto_us_0_clocks.xdc] for cell 'axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_0/overlay_auto_us_0_clocks.xdc] for cell 'axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_1/overlay_auto_us_1_clocks.xdc] for cell 'axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_auto_us_1/overlay_auto_us_1_clocks.xdc] for cell 'axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2512.176 ; gain = 0.000 ; free physical = 193243 ; free virtual = 205679
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2512.176 ; gain = 224.109 ; free physical = 193243 ; free virtual = 205679
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2512.176 ; gain = 0.000 ; free physical = 193984 ; free virtual = 206421

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140cee8b3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2650.078 ; gain = 137.902 ; free physical = 193614 ; free virtual = 206050

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b3a15e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193446 ; free virtual = 205882
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 86 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).
Phase 2 Constant propagation | Checksum: 2242e1256

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193446 ; free virtual = 205882
INFO: [Opt 31-389] Phase Constant propagation created 260 cells and removed 758 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fc269322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193442 ; free virtual = 205878
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 262 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fc269322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193428 ; free virtual = 205864
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fc269322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193422 ; free virtual = 205859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fc269322

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193419 ; free virtual = 205856
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |              86  |                                             24  |
|  Constant propagation         |             260  |             758  |                                             24  |
|  Sweep                        |               0  |             262  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193405 ; free virtual = 205841
Ending Logic Optimization Task | Checksum: 1aebeab42

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.016 ; gain = 0.000 ; free physical = 193404 ; free virtual = 205841

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 14bf263f5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193367 ; free virtual = 205803
Ending Power Optimization Task | Checksum: 14bf263f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3123.039 ; gain = 302.023 ; free physical = 193374 ; free virtual = 205810

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14bf263f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193374 ; free virtual = 205810

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193374 ; free virtual = 205810
Ending Netlist Obfuscation Task | Checksum: 19bdfcc68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193374 ; free virtual = 205810
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 3123.039 ; gain = 610.863 ; free physical = 193374 ; free virtual = 205810
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193366 ; free virtual = 205805
INFO: [Common 17-1381] The checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file overlay_drc_opted.rpt -pb overlay_drc_opted.pb -rpx overlay_drc_opted.rpx
Command: report_drc -file overlay_drc_opted.rpt -pb overlay_drc_opted.pb -rpx overlay_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193267 ; free virtual = 205707
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c4dde10d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193267 ; free virtual = 205707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193267 ; free virtual = 205707

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63597b98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193292 ; free virtual = 205731

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: eab7f8df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193293 ; free virtual = 205733

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: eab7f8df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193293 ; free virtual = 205733
Phase 1 Placer Initialization | Checksum: eab7f8df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193292 ; free virtual = 205732

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15eb4b930

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193276 ; free virtual = 205715

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cdac8491

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193276 ; free virtual = 205716

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 349 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 116 nets or cells. Created 0 new cell, deleted 116 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193229 ; free virtual = 205668

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            116  |                   116  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            116  |                   116  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 21643c6ce

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193227 ; free virtual = 205666
Phase 2.3 Global Placement Core | Checksum: 13c2aa124

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193226 ; free virtual = 205665
Phase 2 Global Placement | Checksum: 13c2aa124

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193226 ; free virtual = 205665

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce0828fc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193229 ; free virtual = 205669

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13619352c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193224 ; free virtual = 205664

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1953488eb

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193224 ; free virtual = 205663

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f3f6e0cc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193225 ; free virtual = 205664

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1539ebf56

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193385 ; free virtual = 205825

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: edf85c0a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193377 ; free virtual = 205817

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 119290a8c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193376 ; free virtual = 205816
Phase 3 Detail Placement | Checksum: 119290a8c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193375 ; free virtual = 205815

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b524cb9c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=9.922 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 21ce08e3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193306 ; free virtual = 205746
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 23e1a9a2d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193328 ; free virtual = 205768
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b524cb9c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193339 ; free virtual = 205779
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.922. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193359 ; free virtual = 205799
Phase 4.1 Post Commit Optimization | Checksum: 19d0c2147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193380 ; free virtual = 205820

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19d0c2147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193383 ; free virtual = 205823

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19d0c2147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193383 ; free virtual = 205823
Phase 4.3 Placer Reporting | Checksum: 19d0c2147

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193383 ; free virtual = 205823

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193383 ; free virtual = 205823

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193383 ; free virtual = 205823
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ce76e94c

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193382 ; free virtual = 205822
Ending Placer Task | Checksum: 988376d7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:17 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193381 ; free virtual = 205821
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193404 ; free virtual = 205844
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193345 ; free virtual = 205797
INFO: [Common 17-1381] The checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file overlay_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193347 ; free virtual = 205792
INFO: [runtcl-4] Executing : report_utilization -file overlay_utilization_placed.rpt -pb overlay_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file overlay_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193398 ; free virtual = 205842
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193306 ; free virtual = 205761
INFO: [Common 17-1381] The checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6f4628bd ConstDB: 0 ShapeSum: 293d4e1a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 78af158c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193308 ; free virtual = 205756
Post Restoration Checksum: NetGraph: 41792313 NumContArr: 3735f279 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 78af158c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193310 ; free virtual = 205758

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 78af158c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193276 ; free virtual = 205725

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 78af158c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193276 ; free virtual = 205725
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: a307ef69

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 194006 ; free virtual = 206454
INFO: [Route 35-416] Intermediate Timing Summary | WNS=10.154 | TNS=0.000  | WHS=-0.329 | THS=-106.612|

Phase 2 Router Initialization | Checksum: 3e4bd552

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193996 ; free virtual = 206444

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6305
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6305
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 3e4bd552

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193990 ; free virtual = 206438
Phase 3 Initial Routing | Checksum: 15ea02df4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193957 ; free virtual = 206406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 250dc868f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193972 ; free virtual = 206420

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f81c4f55

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193961 ; free virtual = 206409
Phase 4 Rip-up And Reroute | Checksum: f81c4f55

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193961 ; free virtual = 206409

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 124afa862

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193960 ; free virtual = 206408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 124afa862

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193960 ; free virtual = 206408

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124afa862

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193960 ; free virtual = 206408
Phase 5 Delay and Skew Optimization | Checksum: 124afa862

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193960 ; free virtual = 206408

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 101bfc817

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193956 ; free virtual = 206404
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.581  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16a9da8f8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193956 ; free virtual = 206404
Phase 6 Post Hold Fix | Checksum: 16a9da8f8

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193956 ; free virtual = 206404

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.04857 %
  Global Horizontal Routing Utilization  = 1.19244 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fcdb8667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193955 ; free virtual = 206403

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fcdb8667

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3123.039 ; gain = 0.000 ; free physical = 193954 ; free virtual = 206402

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f5fb06ba

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3138.941 ; gain = 15.902 ; free physical = 193955 ; free virtual = 206403

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.581  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f5fb06ba

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3138.941 ; gain = 15.902 ; free physical = 193956 ; free virtual = 206404
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3138.941 ; gain = 15.902 ; free physical = 193993 ; free virtual = 206441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3138.941 ; gain = 15.902 ; free physical = 193993 ; free virtual = 206441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 3138.941 ; gain = 0.000 ; free physical = 193965 ; free virtual = 206427
INFO: [Common 17-1381] The checkpoint '/home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file overlay_drc_routed.rpt -pb overlay_drc_routed.pb -rpx overlay_drc_routed.rpx
Command: report_drc -file overlay_drc_routed.rpt -pb overlay_drc_routed.pb -rpx overlay_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file overlay_methodology_drc_routed.rpt -pb overlay_methodology_drc_routed.pb -rpx overlay_methodology_drc_routed.rpx
Command: report_methodology -file overlay_methodology_drc_routed.rpt -pb overlay_methodology_drc_routed.pb -rpx overlay_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mh02127/pixel_manipulation/embedded-security-project/rtl-proj/rtl.runs/impl_1/overlay_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file overlay_power_routed.rpt -pb overlay_power_summary_routed.pb -rpx overlay_power_routed.rpx
Command: report_power -file overlay_power_routed.rpt -pb overlay_power_summary_routed.pb -rpx overlay_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file overlay_route_status.rpt -pb overlay_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file overlay_timing_summary_routed.rpt -pb overlay_timing_summary_routed.pb -rpx overlay_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file overlay_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file overlay_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file overlay_bus_skew_routed.rpt -pb overlay_bus_skew_routed.pb -rpx overlay_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force overlay.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./overlay.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3491.031 ; gain = 235.531 ; free physical = 193076 ; free virtual = 205537
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 02:07:52 2021...
