library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HA_and_FA is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           SUM : out  STD_LOGIC;
           CARRY : out  STD_LOGIC);
end HA_and_FA;

architecture Behavioral of HA_and_FA is
begin
    SUM <= A XOR B;
    CARRY <= A AND B;
end Behavioral;
