<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-GS/impl/gwsynthesis/a2n20v2_gs.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-GS/hdl/a2n20v2_gs.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2n20v2-GS/hdl/a2n20v2_gs.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb 20 15:27:38 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>38054</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>18354</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_inst/rpll_inst/CLKOUT </td>
<td>clk_logic</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD </td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>55.555</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500
<td>0.000</td>
<td>7.407</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000
<td>0.000</td>
<td>11.111</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
<td>clk_pixel</td>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>81.067(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>44.341(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.183</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_right/data_reg_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.300</td>
</tr>
<tr>
<td>2</td>
<td>6.218</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_right/data_reg_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.265</td>
</tr>
<tr>
<td>3</td>
<td>6.248</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_left/data_reg_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.236</td>
</tr>
<tr>
<td>4</td>
<td>6.254</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_right/data_reg_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.230</td>
</tr>
<tr>
<td>5</td>
<td>6.283</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_left/data_reg_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.200</td>
</tr>
<tr>
<td>6</td>
<td>6.318</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_left/data_reg_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.165</td>
</tr>
<tr>
<td>7</td>
<td>6.370</td>
<td>supersprite/ssp_psg/A_4_s0/Q</td>
<td>audio_cdc_left/data_reg_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.113</td>
</tr>
<tr>
<td>8</td>
<td>6.432</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_left/data_reg_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.051</td>
</tr>
<tr>
<td>9</td>
<td>6.451</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.033</td>
</tr>
<tr>
<td>10</td>
<td>6.468</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_left/data_reg_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>12.016</td>
</tr>
<tr>
<td>11</td>
<td>6.486</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.998</td>
</tr>
<tr>
<td>12</td>
<td>6.521</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.963</td>
</tr>
<tr>
<td>13</td>
<td>6.531</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_left/data_reg_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.952</td>
</tr>
<tr>
<td>14</td>
<td>6.556</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_9_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.927</td>
</tr>
<tr>
<td>15</td>
<td>6.591</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.892</td>
</tr>
<tr>
<td>16</td>
<td>6.718</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.765</td>
</tr>
<tr>
<td>17</td>
<td>6.718</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.765</td>
</tr>
<tr>
<td>18</td>
<td>6.899</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_left/data_reg_8_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.585</td>
</tr>
<tr>
<td>19</td>
<td>6.902</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.582</td>
</tr>
<tr>
<td>20</td>
<td>6.953</td>
<td>use_vgc_r_s0/Q</td>
<td>sdram_framebuffer/fetch_addr_r_12_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.530</td>
</tr>
<tr>
<td>21</td>
<td>7.006</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.477</td>
</tr>
<tr>
<td>22</td>
<td>7.006</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.477</td>
</tr>
<tr>
<td>23</td>
<td>7.045</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.439</td>
</tr>
<tr>
<td>24</td>
<td>7.061</td>
<td>supersprite/ssp_psg/A_2_s0/Q</td>
<td>audio_cdc_right/data_reg_7_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.422</td>
</tr>
<tr>
<td>25</td>
<td>7.089</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>11.395</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.272</td>
<td>audio_cdc_left/data_reg_2_s0/Q</td>
<td>audio_cdc_left/sync_ff1_2_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.318</td>
</tr>
<tr>
<td>2</td>
<td>0.316</td>
<td>sg/doc5503/ram_fh_din_r_2_s1/Q</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>3</td>
<td>0.316</td>
<td>sg/doc5503/ram_fh_din_r_0_s1/Q</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>4</td>
<td>0.316</td>
<td>sg/doc5503/ram_fl_din_r_6_s1/Q</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>5</td>
<td>0.319</td>
<td>sg/doc5503/ram_fh_din_r_1_s1/Q</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>6</td>
<td>0.322</td>
<td>mockingboard/m6522_right/acr_0_s0/Q</td>
<td>mockingboard/m6522_right/ira_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>7</td>
<td>0.334</td>
<td>sdram_framebuffer/fifo_wr_ptr_r_0_s2/Q</td>
<td>sdram_framebuffer/wr_fifo_wr_fifo_13_5_s/WAD[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.344</td>
</tr>
<tr>
<td>8</td>
<td>0.347</td>
<td>apple_video_fb/video_address_o_12_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[12]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>9</td>
<td>0.348</td>
<td>sdram_framebuffer/fetch_word_r_6_s1/Q</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/ADA[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.466</td>
</tr>
<tr>
<td>10</td>
<td>0.349</td>
<td>sdram_framebuffer/fetch_word_r_7_s1/Q</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/ADA[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>11</td>
<td>0.350</td>
<td>apple_video_fb/video_address_o_12_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[12]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>12</td>
<td>0.350</td>
<td>apple_video_fb/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>13</td>
<td>0.353</td>
<td>apple_video_fb/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>14</td>
<td>0.353</td>
<td>apple_video_fb/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>15</td>
<td>0.353</td>
<td>apple_video_fb/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>16</td>
<td>0.359</td>
<td>apple_video_fb/video_address_o_11_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>17</td>
<td>0.363</td>
<td>apple_video_fb/video_address_o_8_s0/Q</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>18</td>
<td>0.364</td>
<td>hdmi/cy_1_s0/Q</td>
<td>sdram_framebuffer/line_buf_odd_line_buf_odd_0_0_s/ADB[13]</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.482</td>
</tr>
<tr>
<td>19</td>
<td>0.379</td>
<td>sdram_ports/sdram_inst/port_q[0]_15_s0/Q</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/DI[17]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.628</td>
</tr>
<tr>
<td>20</td>
<td>0.387</td>
<td>apple_bus/data_r_2_s0/Q</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.636</td>
</tr>
<tr>
<td>21</td>
<td>0.424</td>
<td>audio_out/dly2_2_s0/Q</td>
<td>audio_out/dly2_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>22</td>
<td>0.424</td>
<td>audio_out/dly2_6_s0/Q</td>
<td>audio_out/dly2_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>23</td>
<td>0.424</td>
<td>audio_out/dly2_8_s0/Q</td>
<td>audio_out/dly2_8_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>24</td>
<td>0.424</td>
<td>audio_out/dly2_12_s0/Q</td>
<td>audio_out/dly2_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>25</td>
<td>0.424</td>
<td>apple_video_fb/flash_cnt_r_3_s0/Q</td>
<td>apple_video_fb/flash_cnt_r_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>2</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>3</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>4</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>5</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>6</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>7</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>8</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>9</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>10</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>11</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>12</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>13</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>14</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>15</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>16</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>17</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>18</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>19</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>20</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>21</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>22</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>23</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>24</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
<tr>
<td>25</td>
<td>12.534</td>
<td>cdc_a2reset/fifo[2]_0_s1/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>5.949</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>2</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>3</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>4</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>5</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>6</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>7</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>8</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>9</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>10</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>11</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>12</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>13</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>14</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>15</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>16</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>17</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>18</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>19</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>20</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>21</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>22</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>23</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>24</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
<tr>
<td>25</td>
<td>1.706</td>
<td>superserial/COM2/RESET_NX_s0/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.717</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>vdp_cx_9_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>vdp_cx_8_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>vdp_cx_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>vdp_cx_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_rd_prev_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/SDRAM_A_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_2_G[6]_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.061</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>core_audio_r_w_9_s/I1</td>
</tr>
<tr>
<td>9.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s/COUT</td>
</tr>
<tr>
<td>9.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td>core_audio_r_w_10_s/CIN</td>
</tr>
<tr>
<td>9.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s/SUM</td>
</tr>
<tr>
<td>10.299</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>core_audio_r_w_10_s2/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s2/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>core_audio_r_w_11_s2/CIN</td>
</tr>
<tr>
<td>10.904</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_11_s2/COUT</td>
</tr>
<tr>
<td>10.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>core_audio_r_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.461</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[2][A]</td>
<td>core_audio_r_w_12_s3/I0</td>
</tr>
<tr>
<td>14.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s3/COUT</td>
</tr>
<tr>
<td>14.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[2][B]</td>
<td>core_audio_r_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.066</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_13_s3/COUT</td>
</tr>
<tr>
<td>14.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C7[0][A]</td>
<td>core_audio_r_w_14_s3/CIN</td>
</tr>
<tr>
<td>14.102</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_14_s3/COUT</td>
</tr>
<tr>
<td>14.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C7[0][B]</td>
<td>core_audio_r_w_15_s3/CIN</td>
</tr>
<tr>
<td>14.572</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_15_s3/SUM</td>
</tr>
<tr>
<td>14.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[0][B]</td>
<td>audio_cdc_right/data_reg_15_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C7[0][B]</td>
<td>audio_cdc_right/data_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.800, 47.152%; route: 6.269, 50.962%; tC2Q: 0.232, 1.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.061</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>core_audio_r_w_9_s/I1</td>
</tr>
<tr>
<td>9.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s/COUT</td>
</tr>
<tr>
<td>9.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td>core_audio_r_w_10_s/CIN</td>
</tr>
<tr>
<td>9.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s/SUM</td>
</tr>
<tr>
<td>10.299</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>core_audio_r_w_10_s2/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s2/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>core_audio_r_w_11_s2/CIN</td>
</tr>
<tr>
<td>10.904</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_11_s2/COUT</td>
</tr>
<tr>
<td>10.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>core_audio_r_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.461</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[2][A]</td>
<td>core_audio_r_w_12_s3/I0</td>
</tr>
<tr>
<td>14.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s3/COUT</td>
</tr>
<tr>
<td>14.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[2][B]</td>
<td>core_audio_r_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.066</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_13_s3/COUT</td>
</tr>
<tr>
<td>14.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C7[0][A]</td>
<td>core_audio_r_w_14_s3/CIN</td>
</tr>
<tr>
<td>14.536</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_14_s3/SUM</td>
</tr>
<tr>
<td>14.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C7[0][A]</td>
<td>audio_cdc_right/data_reg_14_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C7[0][A]</td>
<td>audio_cdc_right/data_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 47.000%; route: 6.269, 51.109%; tC2Q: 0.232, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.332</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>core_audio_l_w_9_s/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s/COUT</td>
</tr>
<tr>
<td>9.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>core_audio_l_w_10_s/CIN</td>
</tr>
<tr>
<td>10.173</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s/SUM</td>
</tr>
<tr>
<td>10.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>core_audio_l_w_10_s2/I0</td>
</tr>
<tr>
<td>11.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s2/COUT</td>
</tr>
<tr>
<td>11.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>core_audio_l_w_11_s2/CIN</td>
</tr>
<tr>
<td>11.175</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s2/COUT</td>
</tr>
<tr>
<td>11.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][A]</td>
<td>core_audio_l_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.397</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[2][A]</td>
<td>core_audio_l_w_12_s3/I0</td>
</tr>
<tr>
<td>13.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s3/COUT</td>
</tr>
<tr>
<td>13.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[2][B]</td>
<td>core_audio_l_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.002</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_13_s3/COUT</td>
</tr>
<tr>
<td>14.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][A]</td>
<td>core_audio_l_w_14_s3/CIN</td>
</tr>
<tr>
<td>14.037</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_14_s3/COUT</td>
</tr>
<tr>
<td>14.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][B]</td>
<td>core_audio_l_w_15_s3/CIN</td>
</tr>
<tr>
<td>14.507</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_15_s3/SUM</td>
</tr>
<tr>
<td>14.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[0][B]</td>
<td>audio_cdc_left/data_reg_15_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C4[0][B]</td>
<td>audio_cdc_left/data_reg_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.800, 47.401%; route: 6.204, 50.703%; tC2Q: 0.232, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.061</td>
<td>1.877</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[0][B]</td>
<td>core_audio_r_w_9_s/I1</td>
</tr>
<tr>
<td>9.432</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s/COUT</td>
</tr>
<tr>
<td>9.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C3[1][A]</td>
<td>core_audio_r_w_10_s/CIN</td>
</tr>
<tr>
<td>9.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s/SUM</td>
</tr>
<tr>
<td>10.299</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>core_audio_r_w_10_s2/I0</td>
</tr>
<tr>
<td>10.869</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s2/COUT</td>
</tr>
<tr>
<td>10.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][B]</td>
<td>core_audio_r_w_11_s2/CIN</td>
</tr>
<tr>
<td>10.904</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_11_s2/COUT</td>
</tr>
<tr>
<td>10.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C3[2][A]</td>
<td>core_audio_r_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.374</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.461</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[2][A]</td>
<td>core_audio_r_w_12_s3/I0</td>
</tr>
<tr>
<td>14.031</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s3/COUT</td>
</tr>
<tr>
<td>14.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[2][B]</td>
<td>core_audio_r_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.501</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_13_s3/SUM</td>
</tr>
<tr>
<td>14.501</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[2][B]</td>
<td>audio_cdc_right/data_reg_13_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[2][B]</td>
<td>audio_cdc_right/data_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.729, 46.847%; route: 6.269, 51.256%; tC2Q: 0.232, 1.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.332</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>core_audio_l_w_9_s/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s/COUT</td>
</tr>
<tr>
<td>9.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>core_audio_l_w_10_s/CIN</td>
</tr>
<tr>
<td>10.173</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s/SUM</td>
</tr>
<tr>
<td>10.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>core_audio_l_w_10_s2/I0</td>
</tr>
<tr>
<td>11.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s2/COUT</td>
</tr>
<tr>
<td>11.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>core_audio_l_w_11_s2/CIN</td>
</tr>
<tr>
<td>11.175</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s2/COUT</td>
</tr>
<tr>
<td>11.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][A]</td>
<td>core_audio_l_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.397</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[2][A]</td>
<td>core_audio_l_w_12_s3/I0</td>
</tr>
<tr>
<td>13.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s3/COUT</td>
</tr>
<tr>
<td>13.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[2][B]</td>
<td>core_audio_l_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.002</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_13_s3/COUT</td>
</tr>
<tr>
<td>14.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C4[0][A]</td>
<td>core_audio_l_w_14_s3/CIN</td>
</tr>
<tr>
<td>14.472</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_14_s3/SUM</td>
</tr>
<tr>
<td>14.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C4[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C4[0][A]</td>
<td>audio_cdc_left/data_reg_14_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C4[0][A]</td>
<td>audio_cdc_left/data_reg_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 47.249%; route: 6.204, 50.849%; tC2Q: 0.232, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.332</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>core_audio_l_w_9_s/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s/COUT</td>
</tr>
<tr>
<td>9.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>core_audio_l_w_10_s/CIN</td>
</tr>
<tr>
<td>10.173</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s/SUM</td>
</tr>
<tr>
<td>10.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>core_audio_l_w_10_s2/I0</td>
</tr>
<tr>
<td>11.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s2/COUT</td>
</tr>
<tr>
<td>11.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>core_audio_l_w_11_s2/CIN</td>
</tr>
<tr>
<td>11.175</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s2/COUT</td>
</tr>
<tr>
<td>11.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[2][A]</td>
<td>core_audio_l_w_12_s2/CIN</td>
</tr>
<tr>
<td>11.645</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s2/SUM</td>
</tr>
<tr>
<td>13.397</td>
<td>1.751</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[2][A]</td>
<td>core_audio_l_w_12_s3/I0</td>
</tr>
<tr>
<td>13.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s3/COUT</td>
</tr>
<tr>
<td>13.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[2][B]</td>
<td>core_audio_l_w_13_s3/CIN</td>
</tr>
<tr>
<td>14.437</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_13_s3/SUM</td>
</tr>
<tr>
<td>14.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[2][B]</td>
<td>audio_cdc_left/data_reg_13_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[2][B]</td>
<td>audio_cdc_left/data_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.729, 47.097%; route: 6.204, 50.996%; tC2Q: 0.232, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][A]</td>
<td>supersprite/ssp_psg/A_4_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_4_s0/Q</td>
</tr>
<tr>
<td>3.109</td>
<td>0.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/I0</td>
</tr>
<tr>
<td>3.664</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s295/F</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/I1</td>
</tr>
<tr>
<td>3.767</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s269/O</td>
</tr>
<tr>
<td>4.655</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td>supersprite/ssp_audio_w_3_s/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s/COUT</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[2][B]</td>
<td>supersprite/ssp_audio_w_4_s/CIN</td>
</tr>
<tr>
<td>5.261</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_4_s/COUT</td>
</tr>
<tr>
<td>5.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>supersprite/ssp_audio_w_5_s/CIN</td>
</tr>
<tr>
<td>5.731</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s/SUM</td>
</tr>
<tr>
<td>6.144</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[2][B]</td>
<td>supersprite/ssp_audio_w_5_s0/I0</td>
</tr>
<tr>
<td>6.714</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_5_s0/COUT</td>
</tr>
<tr>
<td>6.714</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td>supersprite/ssp_audio_w_6_s0/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C30[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_6_s0/SUM</td>
</tr>
<tr>
<td>9.332</td>
<td>2.148</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>core_audio_l_w_9_s/I1</td>
</tr>
<tr>
<td>9.703</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s/COUT</td>
</tr>
<tr>
<td>9.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>core_audio_l_w_10_s/CIN</td>
</tr>
<tr>
<td>10.173</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s/SUM</td>
</tr>
<tr>
<td>10.570</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[1][A]</td>
<td>core_audio_l_w_10_s2/I0</td>
</tr>
<tr>
<td>11.140</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s2/COUT</td>
</tr>
<tr>
<td>11.140</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[1][B]</td>
<td>core_audio_l_w_11_s2/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s2/SUM</td>
</tr>
<tr>
<td>13.544</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][B]</td>
<td>core_audio_l_w_11_s3/I1</td>
</tr>
<tr>
<td>13.915</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s3/COUT</td>
</tr>
<tr>
<td>13.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[2][A]</td>
<td>core_audio_l_w_12_s3/CIN</td>
</tr>
<tr>
<td>14.385</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_12_s3/SUM</td>
</tr>
<tr>
<td>14.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[2][A]</td>
<td>audio_cdc_left/data_reg_12_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[2][A]</td>
<td>audio_cdc_left/data_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.495, 45.365%; route: 6.386, 52.720%; tC2Q: 0.232, 1.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/COUT</td>
</tr>
<tr>
<td>6.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td>supersprite/ssp_audio_w_3_s0/CIN</td>
</tr>
<tr>
<td>6.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s0/SUM</td>
</tr>
<tr>
<td>9.077</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>core_audio_l_w_6_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>core_audio_l_w_7_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_7_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>core_audio_l_w_8_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s/SUM</td>
</tr>
<tr>
<td>10.350</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>core_audio_l_w_8_s2/I0</td>
</tr>
<tr>
<td>10.920</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s2/COUT</td>
</tr>
<tr>
<td>10.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>core_audio_l_w_9_s2/CIN</td>
</tr>
<tr>
<td>11.390</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s2/SUM</td>
</tr>
<tr>
<td>13.247</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>core_audio_l_w_9_s3/I0</td>
</tr>
<tr>
<td>13.817</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s3/COUT</td>
</tr>
<tr>
<td>13.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>core_audio_l_w_10_s3/CIN</td>
</tr>
<tr>
<td>13.852</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s3/COUT</td>
</tr>
<tr>
<td>13.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[1][B]</td>
<td>core_audio_l_w_11_s3/CIN</td>
</tr>
<tr>
<td>14.322</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_11_s3/SUM</td>
</tr>
<tr>
<td>14.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[1][B]</td>
<td>audio_cdc_left/data_reg_11_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[1][B]</td>
<td>audio_cdc_left/data_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 47.835%; route: 6.054, 50.240%; tC2Q: 0.232, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[0][A]</td>
<td>core_audio_r_w_8_s3/CIN</td>
</tr>
<tr>
<td>13.729</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_8_s3/COUT</td>
</tr>
<tr>
<td>13.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[0][B]</td>
<td>core_audio_r_w_9_s3/CIN</td>
</tr>
<tr>
<td>13.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s3/COUT</td>
</tr>
<tr>
<td>13.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[1][A]</td>
<td>core_audio_r_w_10_s3/CIN</td>
</tr>
<tr>
<td>13.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s3/COUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[1][B]</td>
<td>core_audio_r_w_11_s3/CIN</td>
</tr>
<tr>
<td>13.834</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_11_s3/COUT</td>
</tr>
<tr>
<td>13.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[2][A]</td>
<td>core_audio_r_w_12_s3/CIN</td>
</tr>
<tr>
<td>14.304</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_12_s3/SUM</td>
</tr>
<tr>
<td>14.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[2][A]</td>
<td>audio_cdc_right/data_reg_12_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[2][A]</td>
<td>audio_cdc_right/data_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.800, 48.199%; route: 6.001, 49.873%; tC2Q: 0.232, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.293</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/COUT</td>
</tr>
<tr>
<td>6.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td>supersprite/ssp_audio_w_3_s0/CIN</td>
</tr>
<tr>
<td>6.763</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C29[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_3_s0/SUM</td>
</tr>
<tr>
<td>9.077</td>
<td>2.314</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>core_audio_l_w_6_s/I1</td>
</tr>
<tr>
<td>9.448</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s/COUT</td>
</tr>
<tr>
<td>9.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>core_audio_l_w_7_s/CIN</td>
</tr>
<tr>
<td>9.483</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_7_s/COUT</td>
</tr>
<tr>
<td>9.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>core_audio_l_w_8_s/CIN</td>
</tr>
<tr>
<td>9.953</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s/SUM</td>
</tr>
<tr>
<td>10.350</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>core_audio_l_w_8_s2/I0</td>
</tr>
<tr>
<td>10.920</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s2/COUT</td>
</tr>
<tr>
<td>10.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C3[0][B]</td>
<td>core_audio_l_w_9_s2/CIN</td>
</tr>
<tr>
<td>11.390</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s2/SUM</td>
</tr>
<tr>
<td>13.247</td>
<td>1.857</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>core_audio_l_w_9_s3/I0</td>
</tr>
<tr>
<td>13.817</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s3/COUT</td>
</tr>
<tr>
<td>13.817</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[1][A]</td>
<td>core_audio_l_w_10_s3/CIN</td>
</tr>
<tr>
<td>14.287</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_10_s3/SUM</td>
</tr>
<tr>
<td>14.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[1][A]</td>
<td>audio_cdc_left/data_reg_10_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[1][A]</td>
<td>audio_cdc_left/data_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.729, 47.682%; route: 6.054, 50.387%; tC2Q: 0.232, 1.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[0][A]</td>
<td>core_audio_r_w_8_s3/CIN</td>
</tr>
<tr>
<td>13.729</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_8_s3/COUT</td>
</tr>
<tr>
<td>13.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[0][B]</td>
<td>core_audio_r_w_9_s3/CIN</td>
</tr>
<tr>
<td>13.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s3/COUT</td>
</tr>
<tr>
<td>13.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[1][A]</td>
<td>core_audio_r_w_10_s3/CIN</td>
</tr>
<tr>
<td>13.799</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s3/COUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[1][B]</td>
<td>core_audio_r_w_11_s3/CIN</td>
</tr>
<tr>
<td>14.269</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_11_s3/SUM</td>
</tr>
<tr>
<td>14.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[1][B]</td>
<td>audio_cdc_right/data_reg_11_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[1][B]</td>
<td>audio_cdc_right/data_reg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.765, 48.047%; route: 6.001, 50.019%; tC2Q: 0.232, 1.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[0][A]</td>
<td>core_audio_r_w_8_s3/CIN</td>
</tr>
<tr>
<td>13.729</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_8_s3/COUT</td>
</tr>
<tr>
<td>13.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[0][B]</td>
<td>core_audio_r_w_9_s3/CIN</td>
</tr>
<tr>
<td>13.764</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s3/COUT</td>
</tr>
<tr>
<td>13.764</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[1][A]</td>
<td>core_audio_r_w_10_s3/CIN</td>
</tr>
<tr>
<td>14.234</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_10_s3/SUM</td>
</tr>
<tr>
<td>14.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[1][A]</td>
<td>audio_cdc_right/data_reg_10_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[1][A]</td>
<td>audio_cdc_right/data_reg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.729, 47.894%; route: 6.001, 50.166%; tC2Q: 0.232, 1.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.937</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>core_audio_l_w_5_s/I1</td>
</tr>
<tr>
<td>9.308</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_5_s/COUT</td>
</tr>
<tr>
<td>9.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>core_audio_l_w_6_s/CIN</td>
</tr>
<tr>
<td>9.778</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s/SUM</td>
</tr>
<tr>
<td>10.175</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][A]</td>
<td>core_audio_l_w_6_s2/I0</td>
</tr>
<tr>
<td>10.745</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td>core_audio_l_w_7_s2/CIN</td>
</tr>
<tr>
<td>10.780</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_7_s2/COUT</td>
</tr>
<tr>
<td>10.780</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C3[0][A]</td>
<td>core_audio_l_w_8_s2/CIN</td>
</tr>
<tr>
<td>11.250</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s2/SUM</td>
</tr>
<tr>
<td>13.183</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C3[0][A]</td>
<td>core_audio_l_w_8_s3/I0</td>
</tr>
<tr>
<td>13.753</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s3/COUT</td>
</tr>
<tr>
<td>13.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[0][B]</td>
<td>core_audio_l_w_9_s3/CIN</td>
</tr>
<tr>
<td>14.223</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_9_s3/SUM</td>
</tr>
<tr>
<td>14.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[0][B]</td>
<td>audio_cdc_left/data_reg_9_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[0][B]</td>
<td>audio_cdc_left/data_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.694, 47.642%; route: 6.026, 50.417%; tC2Q: 0.232, 1.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[0][A]</td>
<td>core_audio_r_w_8_s3/CIN</td>
</tr>
<tr>
<td>13.729</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_8_s3/COUT</td>
</tr>
<tr>
<td>13.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C6[0][B]</td>
<td>core_audio_r_w_9_s3/CIN</td>
</tr>
<tr>
<td>14.199</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_9_s3/SUM</td>
</tr>
<tr>
<td>14.199</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>audio_cdc_right/data_reg_9_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[0][B]</td>
<td>audio_cdc_right/data_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.694, 47.741%; route: 6.001, 50.314%; tC2Q: 0.232, 1.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C6[0][A]</td>
<td>core_audio_r_w_8_s3/CIN</td>
</tr>
<tr>
<td>14.164</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_8_s3/SUM</td>
</tr>
<tr>
<td>14.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>audio_cdc_right/data_reg_8_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C6[0][A]</td>
<td>audio_cdc_right/data_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 47.586%; route: 6.001, 50.463%; tC2Q: 0.232, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>228</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
</tr>
<tr>
<td>7.111</td>
<td>4.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_0_s/I1</td>
</tr>
<tr>
<td>7.482</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_0_s/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_1_s/CIN</td>
</tr>
<tr>
<td>7.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_1_s/COUT</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>sdram_framebuffer/fifo_count_w_2_s/CIN</td>
</tr>
<tr>
<td>7.552</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_2_s/COUT</td>
</tr>
<tr>
<td>7.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>sdram_framebuffer/fifo_count_w_3_s/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_3_s/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>sdram_framebuffer/fifo_count_w_4_s/CIN</td>
</tr>
<tr>
<td>7.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_4_s/COUT</td>
</tr>
<tr>
<td>7.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>sdram_framebuffer/fifo_count_w_5_s/CIN</td>
</tr>
<tr>
<td>7.658</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_5_s/COUT</td>
</tr>
<tr>
<td>7.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_6_s/CIN</td>
</tr>
<tr>
<td>7.693</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_6_s/COUT</td>
</tr>
<tr>
<td>7.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_7_s/CIN</td>
</tr>
<tr>
<td>7.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_7_s/COUT</td>
</tr>
<tr>
<td>7.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>sdram_framebuffer/fb_dbg_flags_w_7_s/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_flags_w_7_s/SUM</td>
</tr>
<tr>
<td>8.474</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>sdram_framebuffer/fb_dbg_fifo_level_w_0_s/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_fifo_level_w_0_s/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>sdram_framebuffer/n3328_s6/I3</td>
</tr>
<tr>
<td>9.509</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s6/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sdram_framebuffer/n3328_s7/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s7/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>sdram_framebuffer/n3328_s8/I1</td>
</tr>
<tr>
<td>10.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s8/F</td>
</tr>
<tr>
<td>10.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>sdram_framebuffer/n3328_s9/I0</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s9/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>sdram_framebuffer/n3328_s10/I3</td>
</tr>
<tr>
<td>12.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s10/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>sdram_framebuffer/n3328_s11/I0</td>
</tr>
<tr>
<td>12.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s11/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>sdram_framebuffer/n3328_s0/I2</td>
</tr>
<tr>
<td>13.307</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s0/F</td>
</tr>
<tr>
<td>14.037</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">sdram_framebuffer/dbg_fifo_highwater_r_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 42.340%; route: 6.552, 55.688%; tC2Q: 0.232, 1.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>228</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
</tr>
<tr>
<td>7.111</td>
<td>4.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_0_s/I1</td>
</tr>
<tr>
<td>7.482</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_0_s/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_1_s/CIN</td>
</tr>
<tr>
<td>7.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_1_s/COUT</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>sdram_framebuffer/fifo_count_w_2_s/CIN</td>
</tr>
<tr>
<td>7.552</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_2_s/COUT</td>
</tr>
<tr>
<td>7.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>sdram_framebuffer/fifo_count_w_3_s/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_3_s/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>sdram_framebuffer/fifo_count_w_4_s/CIN</td>
</tr>
<tr>
<td>7.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_4_s/COUT</td>
</tr>
<tr>
<td>7.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>sdram_framebuffer/fifo_count_w_5_s/CIN</td>
</tr>
<tr>
<td>7.658</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_5_s/COUT</td>
</tr>
<tr>
<td>7.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_6_s/CIN</td>
</tr>
<tr>
<td>7.693</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_6_s/COUT</td>
</tr>
<tr>
<td>7.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_7_s/CIN</td>
</tr>
<tr>
<td>7.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_7_s/COUT</td>
</tr>
<tr>
<td>7.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>sdram_framebuffer/fb_dbg_flags_w_7_s/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_flags_w_7_s/SUM</td>
</tr>
<tr>
<td>8.474</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>sdram_framebuffer/fb_dbg_fifo_level_w_0_s/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_fifo_level_w_0_s/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>sdram_framebuffer/n3328_s6/I3</td>
</tr>
<tr>
<td>9.509</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s6/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sdram_framebuffer/n3328_s7/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s7/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>sdram_framebuffer/n3328_s8/I1</td>
</tr>
<tr>
<td>10.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s8/F</td>
</tr>
<tr>
<td>10.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>sdram_framebuffer/n3328_s9/I0</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s9/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>sdram_framebuffer/n3328_s10/I3</td>
</tr>
<tr>
<td>12.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s10/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>sdram_framebuffer/n3328_s11/I0</td>
</tr>
<tr>
<td>12.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s11/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>sdram_framebuffer/n3328_s0/I2</td>
</tr>
<tr>
<td>13.307</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s0/F</td>
</tr>
<tr>
<td>14.037</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/dbg_fifo_highwater_r_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 42.340%; route: 6.552, 55.688%; tC2Q: 0.232, 1.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/data_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.937</td>
<td>2.209</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>core_audio_l_w_5_s/I1</td>
</tr>
<tr>
<td>9.308</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_5_s/COUT</td>
</tr>
<tr>
<td>9.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>core_audio_l_w_6_s/CIN</td>
</tr>
<tr>
<td>9.778</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s/SUM</td>
</tr>
<tr>
<td>10.175</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C2[2][A]</td>
<td>core_audio_l_w_6_s2/I0</td>
</tr>
<tr>
<td>10.745</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C2[2][B]</td>
<td>core_audio_l_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.215</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_7_s2/SUM</td>
</tr>
<tr>
<td>12.816</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C2[2][B]</td>
<td>core_audio_l_w_7_s3/I0</td>
</tr>
<tr>
<td>13.386</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_l_w_7_s3/COUT</td>
</tr>
<tr>
<td>13.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R45C3[0][A]</td>
<td>core_audio_l_w_8_s3/CIN</td>
</tr>
<tr>
<td>13.856</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C3[0][A]</td>
<td style=" background: #97FFFF;">core_audio_l_w_8_s3/SUM</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C3[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C3[0][A]</td>
<td>audio_cdc_left/data_reg_8_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C3[0][A]</td>
<td>audio_cdc_left/data_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.659, 48.849%; route: 5.694, 49.149%; tC2Q: 0.232, 2.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>228</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
</tr>
<tr>
<td>7.111</td>
<td>4.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_0_s/I1</td>
</tr>
<tr>
<td>7.482</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_0_s/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_1_s/CIN</td>
</tr>
<tr>
<td>7.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_1_s/COUT</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>sdram_framebuffer/fifo_count_w_2_s/CIN</td>
</tr>
<tr>
<td>7.552</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_2_s/COUT</td>
</tr>
<tr>
<td>7.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>sdram_framebuffer/fifo_count_w_3_s/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_3_s/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>sdram_framebuffer/fifo_count_w_4_s/CIN</td>
</tr>
<tr>
<td>7.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_4_s/COUT</td>
</tr>
<tr>
<td>7.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>sdram_framebuffer/fifo_count_w_5_s/CIN</td>
</tr>
<tr>
<td>7.658</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_5_s/COUT</td>
</tr>
<tr>
<td>7.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_6_s/CIN</td>
</tr>
<tr>
<td>7.693</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_6_s/COUT</td>
</tr>
<tr>
<td>7.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_7_s/CIN</td>
</tr>
<tr>
<td>7.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_7_s/COUT</td>
</tr>
<tr>
<td>7.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>sdram_framebuffer/fb_dbg_flags_w_7_s/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_flags_w_7_s/SUM</td>
</tr>
<tr>
<td>8.474</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>sdram_framebuffer/fb_dbg_fifo_level_w_0_s/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_fifo_level_w_0_s/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>sdram_framebuffer/n3328_s6/I3</td>
</tr>
<tr>
<td>9.509</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s6/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sdram_framebuffer/n3328_s7/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s7/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>sdram_framebuffer/n3328_s8/I1</td>
</tr>
<tr>
<td>10.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s8/F</td>
</tr>
<tr>
<td>10.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>sdram_framebuffer/n3328_s9/I0</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s9/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>sdram_framebuffer/n3328_s10/I3</td>
</tr>
<tr>
<td>12.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s10/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>sdram_framebuffer/n3328_s11/I0</td>
</tr>
<tr>
<td>12.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s11/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>sdram_framebuffer/n3328_s0/I2</td>
</tr>
<tr>
<td>13.307</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s0/F</td>
</tr>
<tr>
<td>13.853</td>
<td>0.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/dbg_fifo_highwater_r_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 43.012%; route: 6.368, 54.985%; tC2Q: 0.232, 2.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>use_vgc_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/fetch_addr_r_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[2][A]</td>
<td>use_vgc_r_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R34C28[2][A]</td>
<td style=" font-weight:bold;">use_vgc_r_s0/Q</td>
</tr>
<tr>
<td>3.470</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[0][B]</td>
<td>sdram_framebuffer/cy_minus_border_w_3_s/I1</td>
</tr>
<tr>
<td>3.841</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/cy_minus_border_w_3_s/COUT</td>
</tr>
<tr>
<td>3.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][A]</td>
<td>sdram_framebuffer/cy_minus_border_w_4_s0/CIN</td>
</tr>
<tr>
<td>4.311</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R25C25[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/cy_minus_border_w_4_s0/SUM</td>
</tr>
<tr>
<td>4.495</td>
<td>0.184</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C26[3][B]</td>
<td>sdram_framebuffer/next_line_w_4_s4/I3</td>
</tr>
<tr>
<td>4.957</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R25C26[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/next_line_w_4_s4/F</td>
</tr>
<tr>
<td>5.134</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[3][B]</td>
<td>sdram_framebuffer/next_line_w_7_s4/I3</td>
</tr>
<tr>
<td>5.683</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C26[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/next_line_w_7_s4/F</td>
</tr>
<tr>
<td>5.687</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td>sdram_framebuffer/next_line_w_8_s2/I1</td>
</tr>
<tr>
<td>6.204</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/next_line_w_8_s2/F</td>
</tr>
<tr>
<td>7.572</td>
<td>1.368</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][B]</td>
<td>sdram_framebuffer/n1780_s/A[8]</td>
</tr>
<tr>
<td>11.202</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n1780_s/DOUT[12]</td>
</tr>
<tr>
<td>12.080</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td>sdram_framebuffer/n2054_s7/I1</td>
</tr>
<tr>
<td>12.597</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C23[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n2054_s7/F</td>
</tr>
<tr>
<td>13.253</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>sdram_framebuffer/n2054_s6/I0</td>
</tr>
<tr>
<td>13.802</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n2054_s6/F</td>
</tr>
<tr>
<td>13.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fetch_addr_r_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>sdram_framebuffer/fetch_addr_r_12_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C23[0][B]</td>
<td>sdram_framebuffer/fetch_addr_r_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.065, 61.272%; route: 4.233, 36.715%; tC2Q: 0.232, 2.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C42[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C43[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.936</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.307</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C43[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.728</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.113</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.381</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C42[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.384</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>6.901</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C42[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.327</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>7.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C43[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C45[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>8.675</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C45[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.093</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.031</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C44[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>10.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C44[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s4/I0</td>
</tr>
<tr>
<td>11.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s4/F</td>
</tr>
<tr>
<td>12.012</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I3</td>
</tr>
<tr>
<td>12.465</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n190_s0/I3</td>
</tr>
<tr>
<td>13.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s0/F</td>
</tr>
<tr>
<td>13.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[1][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.238, 54.352%; route: 5.007, 43.627%; tC2Q: 0.232, 2.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C42[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C43[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.936</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.307</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C43[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.728</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.113</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.381</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C42[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.384</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>6.901</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C42[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.327</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>7.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C43[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C45[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>8.675</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C45[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.093</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.031</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C44[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>10.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C44[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s4/I0</td>
</tr>
<tr>
<td>11.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s4/F</td>
</tr>
<tr>
<td>12.012</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I3</td>
</tr>
<tr>
<td>12.465</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>13.178</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n176_s0/I3</td>
</tr>
<tr>
<td>13.748</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n176_s0/F</td>
</tr>
<tr>
<td>13.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.238, 54.352%; route: 5.007, 43.627%; tC2Q: 0.232, 2.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C42[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.948</td>
<td>0.445</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[1][B]</td>
<td>superserial/COM2/uart_rx_inst/n190_s1/I0</td>
</tr>
<tr>
<td>3.503</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R31C43[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n190_s1/F</td>
</tr>
<tr>
<td>3.936</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n187_s1/I3</td>
</tr>
<tr>
<td>4.307</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R34C43[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n187_s1/F</td>
</tr>
<tr>
<td>4.728</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[0][B]</td>
<td>superserial/COM2/uart_rx_inst/n184_s1/I3</td>
</tr>
<tr>
<td>5.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n184_s1/F</td>
</tr>
<tr>
<td>5.113</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C44[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n181_s1/I3</td>
</tr>
<tr>
<td>5.668</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C44[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n181_s1/F</td>
</tr>
<tr>
<td>5.919</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[2][B]</td>
<td>superserial/COM2/uart_rx_inst/n180_s1/I1</td>
</tr>
<tr>
<td>6.381</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C42[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s1/F</td>
</tr>
<tr>
<td>6.384</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n177_s1/I3</td>
</tr>
<tr>
<td>6.901</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R33C42[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n177_s1/F</td>
</tr>
<tr>
<td>7.327</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s1/I3</td>
</tr>
<tr>
<td>7.698</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R32C43[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s1/F</td>
</tr>
<tr>
<td>8.120</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C45[0][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s13/I2</td>
</tr>
<tr>
<td>8.675</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R33C45[0][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s13/F</td>
</tr>
<tr>
<td>9.093</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td>superserial/COM2/uart_rx_inst/next_state_2_s12/I0</td>
</tr>
<tr>
<td>9.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/next_state_2_s12/F</td>
</tr>
<tr>
<td>10.031</td>
<td>0.567</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C44[1][A]</td>
<td>superserial/COM2/uart_rx_inst/n63_s0/I0</td>
</tr>
<tr>
<td>10.548</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C44[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n63_s0/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s4/I0</td>
</tr>
<tr>
<td>11.840</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C46[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s4/F</td>
</tr>
<tr>
<td>12.012</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>superserial/COM2/uart_rx_inst/n174_s2/I3</td>
</tr>
<tr>
<td>12.465</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>21</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n174_s2/F</td>
</tr>
<tr>
<td>13.161</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/n180_s0/I3</td>
</tr>
<tr>
<td>13.710</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C42[2][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_rx_inst/n180_s0/F</td>
</tr>
<tr>
<td>13.710</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C42[2][A]</td>
<td>superserial/COM2/uart_rx_inst/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.217, 54.350%; route: 4.990, 43.622%; tC2Q: 0.232, 2.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/A_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_right/data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C32[1][B]</td>
<td>supersprite/ssp_psg/A_2_s0/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>16</td>
<td>R29C32[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/A_2_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/I2</td>
</tr>
<tr>
<td>3.729</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s289/F</td>
</tr>
<tr>
<td>3.729</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/I1</td>
</tr>
<tr>
<td>3.832</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/ssp_psg_ch_a_o_0_s257/O</td>
</tr>
<tr>
<td>4.251</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C29[0][B]</td>
<td>supersprite/ssp_audio_w_0_s/I0</td>
</tr>
<tr>
<td>4.821</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_0_s/COUT</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>supersprite/ssp_audio_w_1_s/CIN</td>
</tr>
<tr>
<td>5.291</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s/SUM</td>
</tr>
<tr>
<td>5.688</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C29[0][B]</td>
<td>supersprite/ssp_audio_w_1_s0/I0</td>
</tr>
<tr>
<td>6.258</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_1_s0/COUT</td>
</tr>
<tr>
<td>6.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td>supersprite/ssp_audio_w_2_s0/CIN</td>
</tr>
<tr>
<td>6.728</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R26C29[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_audio_w_2_s0/SUM</td>
</tr>
<tr>
<td>8.742</td>
<td>2.015</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[1][B]</td>
<td>core_audio_r_w_5_s/I1</td>
</tr>
<tr>
<td>9.113</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_5_s/COUT</td>
</tr>
<tr>
<td>9.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C2[2][A]</td>
<td>core_audio_r_w_6_s/CIN</td>
</tr>
<tr>
<td>9.583</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s/SUM</td>
</tr>
<tr>
<td>9.997</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C2[2][A]</td>
<td>core_audio_r_w_6_s2/I0</td>
</tr>
<tr>
<td>10.567</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C2[2][A]</td>
<td style=" background: #97FFFF;">core_audio_r_w_6_s2/COUT</td>
</tr>
<tr>
<td>10.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[2][B]</td>
<td>core_audio_r_w_7_s2/CIN</td>
</tr>
<tr>
<td>11.037</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s2/SUM</td>
</tr>
<tr>
<td>13.124</td>
<td>2.087</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R45C5[2][B]</td>
<td>core_audio_r_w_7_s3/I0</td>
</tr>
<tr>
<td>13.694</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" background: #97FFFF;">core_audio_r_w_7_s3/SUM</td>
</tr>
<tr>
<td>13.694</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_right/data_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>audio_cdc_right/data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C5[2][B]</td>
<td>audio_cdc_right/data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.189, 45.429%; route: 6.001, 52.540%; tC2Q: 0.232, 2.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>sdram_framebuffer/fifo_rd_ptr_r_0_s108/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>228</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fifo_rd_ptr_r_0_s108/Q</td>
</tr>
<tr>
<td>7.111</td>
<td>4.607</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_0_s/I1</td>
</tr>
<tr>
<td>7.482</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_0_s/COUT</td>
</tr>
<tr>
<td>7.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_1_s/CIN</td>
</tr>
<tr>
<td>7.517</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_1_s/COUT</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[1][B]</td>
<td>sdram_framebuffer/fifo_count_w_2_s/CIN</td>
</tr>
<tr>
<td>7.552</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_2_s/COUT</td>
</tr>
<tr>
<td>7.552</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td>sdram_framebuffer/fifo_count_w_3_s/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_3_s/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][B]</td>
<td>sdram_framebuffer/fifo_count_w_4_s/CIN</td>
</tr>
<tr>
<td>7.622</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_4_s/COUT</td>
</tr>
<tr>
<td>7.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][A]</td>
<td>sdram_framebuffer/fifo_count_w_5_s/CIN</td>
</tr>
<tr>
<td>7.658</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_5_s/COUT</td>
</tr>
<tr>
<td>7.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[0][B]</td>
<td>sdram_framebuffer/fifo_count_w_6_s/CIN</td>
</tr>
<tr>
<td>7.693</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_6_s/COUT</td>
</tr>
<tr>
<td>7.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][A]</td>
<td>sdram_framebuffer/fifo_count_w_7_s/CIN</td>
</tr>
<tr>
<td>7.728</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fifo_count_w_7_s/COUT</td>
</tr>
<tr>
<td>7.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C24[1][B]</td>
<td>sdram_framebuffer/fb_dbg_flags_w_7_s/CIN</td>
</tr>
<tr>
<td>8.198</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R17C24[1][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_flags_w_7_s/SUM</td>
</tr>
<tr>
<td>8.474</td>
<td>0.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>sdram_framebuffer/fb_dbg_fifo_level_w_0_s/I0</td>
</tr>
<tr>
<td>9.044</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/fb_dbg_fifo_level_w_0_s/F</td>
</tr>
<tr>
<td>9.047</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td>sdram_framebuffer/n3328_s6/I3</td>
</tr>
<tr>
<td>9.509</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s6/F</td>
</tr>
<tr>
<td>9.681</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td>sdram_framebuffer/n3328_s7/I0</td>
</tr>
<tr>
<td>10.230</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s7/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>sdram_framebuffer/n3328_s8/I1</td>
</tr>
<tr>
<td>10.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s8/F</td>
</tr>
<tr>
<td>10.953</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td>sdram_framebuffer/n3328_s9/I0</td>
</tr>
<tr>
<td>11.470</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s9/F</td>
</tr>
<tr>
<td>11.883</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>sdram_framebuffer/n3328_s10/I3</td>
</tr>
<tr>
<td>12.254</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s10/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>sdram_framebuffer/n3328_s11/I0</td>
</tr>
<tr>
<td>12.808</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s11/F</td>
</tr>
<tr>
<td>12.980</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>sdram_framebuffer/n3328_s0/I2</td>
</tr>
<tr>
<td>13.307</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">sdram_framebuffer/n3328_s0/F</td>
</tr>
<tr>
<td>13.666</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/dbg_fifo_highwater_r_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>sdram_framebuffer/dbg_fifo_highwater_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.981, 43.717%; route: 6.181, 54.247%; tC2Q: 0.232, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cdc_left/data_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>38.548</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[1][A]</td>
<td>audio_cdc_left/data_reg_2_s0/CLK</td>
</tr>
<tr>
<td>38.749</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C4[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/data_reg_2_s0/Q</td>
</tr>
<tr>
<td>38.866</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>38.548</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>audio_cdc_left/sync_ff1_2_s0/CLK</td>
</tr>
<tr>
<td>38.583</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38.594</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C4[0][B]</td>
<td>audio_cdc_left/sync_ff1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 36.787%; tC2Q: 0.201, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_fh_din_r_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][A]</td>
<td>sg/doc5503/ram_fh_din_r_2_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C8[1][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_fh_din_r_2_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td style=" font-weight:bold;">sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_fh_din_r_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>sg/doc5503/ram_fh_din_r_0_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C8[1][B]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_fh_din_r_0_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td style=" font-weight:bold;">sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C8</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.838</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_fl_din_r_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>sg/doc5503/ram_fl_din_r_6_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_fl_din_r_6_s1/Q</td>
</tr>
<tr>
<td>1.838</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6</td>
<td style=" font-weight:bold;">sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_1_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_1_1_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6</td>
<td>sg/doc5503/fl_ram/osc_reg_r_osc_reg_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 38.121%; tC2Q: 0.202, 61.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sg/doc5503/ram_fh_din_r_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>sg/doc5503/ram_fh_din_r_1_s1/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">sg/doc5503/ram_fh_din_r_1_s1/Q</td>
</tr>
<tr>
<td>1.840</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7</td>
<td style=" font-weight:bold;">sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_0_0_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C7</td>
<td>sg/doc5503/fh_ram/osc_reg_r_osc_reg_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/acr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/ira_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[2][A]</td>
<td>mockingboard/m6522_right/acr_0_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R48C33[2][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/acr_0_s0/Q</td>
</tr>
<tr>
<td>1.844</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[1][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/ira_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[1][A]</td>
<td>mockingboard/m6522_right/ira_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C33[1][A]</td>
<td>mockingboard/m6522_right/ira_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.314%; tC2Q: 0.202, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fifo_wr_ptr_r_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/wr_fifo_wr_fifo_13_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>sdram_framebuffer/fifo_wr_ptr_r_0_s2/CLK</td>
</tr>
<tr>
<td>1.712</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>228</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fifo_wr_ptr_r_0_s2/Q</td>
</tr>
<tr>
<td>1.855</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27</td>
<td style=" font-weight:bold;">sdram_framebuffer/wr_fifo_wr_fifo_13_5_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27</td>
<td>sdram_framebuffer/wr_fifo_wr_fifo_13_5_s/CLK</td>
</tr>
<tr>
<td>1.521</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27</td>
<td>sdram_framebuffer/wr_fifo_wr_fifo_13_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 41.564%; tC2Q: 0.201, 58.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td>apple_video_fb/video_address_o_12_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R47C43[1][B]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_12_s0/Q</td>
</tr>
<tr>
<td>1.976</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.544%; tC2Q: 0.202, 43.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fetch_word_r_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>sdram_framebuffer/fetch_word_r_6_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C18[0][B]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fetch_word_r_6_s1/Q</td>
</tr>
<tr>
<td>1.977</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.264, 56.658%; tC2Q: 0.202, 43.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_framebuffer/fetch_word_r_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[1][A]</td>
<td>sdram_framebuffer/fetch_word_r_7_s1/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R27C18[1][A]</td>
<td style=" font-weight:bold;">sdram_framebuffer/fetch_word_r_7_s1/Q</td>
</tr>
<tr>
<td>1.979</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/ADA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td>apple_video_fb/video_address_o_12_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R47C43[1][B]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_12_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.868%; tC2Q: 0.202, 43.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][A]</td>
<td>apple_video_fb/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R47C43[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>1.980</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.868%; tC2Q: 0.202, 43.132%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C42[2][B]</td>
<td>apple_video_fb/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R47C42[2][B]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C42[2][B]</td>
<td>apple_video_fb/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R47C42[2][B]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>1.982</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][A]</td>
<td>apple_video_fb/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R47C43[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.143%; tC2Q: 0.202, 42.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][A]</td>
<td>apple_video_fb/video_address_o_11_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R47C43[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_11_s0/Q</td>
</tr>
<tr>
<td>1.988</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/video_address_o_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C42[2][B]</td>
<td>apple_video_fb/video_address_o_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R47C42[2][B]</td>
<td style=" font-weight:bold;">apple_video_fb/video_address_o_8_s0/Q</td>
</tr>
<tr>
<td>1.992</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.629</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/line_buf_odd_line_buf_odd_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>hdmi/cy_1_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R34C24[2][B]</td>
<td style=" font-weight:bold;">hdmi/cy_1_s0/Q</td>
</tr>
<tr>
<td>1.993</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">sdram_framebuffer/line_buf_odd_line_buf_odd_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>sdram_framebuffer/line_buf_odd_line_buf_odd_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.629</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>sdram_framebuffer/line_buf_odd_line_buf_odd_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.280, 58.075%; tC2Q: 0.202, 41.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[0]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C20[1][B]</td>
<td>sdram_ports/sdram_inst/port_q[0]_15_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C20[1][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[0]_15_s0/Q</td>
</tr>
<tr>
<td>2.140</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>sdram_framebuffer/line_buf_even_line_buf_even_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 67.847%; tC2Q: 0.202, 32.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.760</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/data_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C52[1][A]</td>
<td>apple_bus/data_r_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>75</td>
<td>R34C52[1][A]</td>
<td style=" font-weight:bold;">apple_bus/data_r_2_s0/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">apple_memory/text_vram/mem_3_mem_3_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.760</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.434, 68.218%; tC2Q: 0.202, 31.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C7[1][A]</td>
<td>audio_out/n318_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n318_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>audio_out/dly2_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C7[1][A]</td>
<td>audio_out/dly2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C8[0][A]</td>
<td>audio_out/n314_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n314_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>audio_out/dly2_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C8[0][A]</td>
<td>audio_out/dly2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C8[1][A]</td>
<td>audio_out/n312_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" background: #97FFFF;">audio_out/n312_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>audio_out/dly2_8_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C8[1][A]</td>
<td>audio_out/dly2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_out/dly2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C9[0][A]</td>
<td>audio_out/n308_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">audio_out/n308_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td style=" font-weight:bold;">audio_out/dly2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1464</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>audio_out/dly2_12_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>audio_out/dly2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_video_fb/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>apple_video_fb/flash_cnt_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>apple_video_fb/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/flash_cnt_r_3_s0/Q</td>
</tr>
<tr>
<td>1.714</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C48[1][A]</td>
<td>apple_video_fb/n50_s/I1</td>
</tr>
<tr>
<td>1.946</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" background: #97FFFF;">apple_video_fb/n50_s/SUM</td>
</tr>
<tr>
<td>1.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td style=" font-weight:bold;">apple_video_fb/flash_cnt_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>apple_video_fb/flash_cnt_r_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C48[1][A]</td>
<td>apple_video_fb/flash_cnt_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C46[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C43[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C43[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">From</td>
<td>cdc_a2reset/fifo[2]_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.271</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>cdc_a2reset/fifo[2]_0_s1/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">cdc_a2reset/fifo[2]_0_s1/Q</td>
</tr>
<tr>
<td>3.119</td>
<td>0.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>a2bus_if.system_reset_n_s0/I0</td>
</tr>
<tr>
<td>3.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>57</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">a2bus_if.system_reset_n_s0/F</td>
</tr>
<tr>
<td>6.493</td>
<td>3.003</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I1</td>
</tr>
<tr>
<td>6.864</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>8.221</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.790</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.755</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 12.472%; route: 4.975, 83.628%; tC2Q: 0.232, 3.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[0][B]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[0][A]</td>
<td>superserial/COM2/uart_tx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_ready_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C46[2][B]</td>
<td>superserial/COM2/uart_tx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C46[0][A]</td>
<td>superserial/COM2/uart_tx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[0][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C48[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C47[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C46[0][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C43[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C43[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C43[2][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C43[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C43[2][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C44[0][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C45[1][A]</td>
<td>superserial/COM2/uart_tx_inst/tx_data_latch_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C45[1][B]</td>
<td>superserial/COM2/uart_tx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C43[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/RESET_NX_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C46[1][A]</td>
<td>superserial/COM2/RESET_NX_s0/CLK</td>
</tr>
<tr>
<td>1.713</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R36C46[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RESET_NX_s0/Q</td>
</tr>
<tr>
<td>1.961</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C46[2][B]</td>
<td>superserial/COM2/n67_s1/I0</td>
</tr>
<tr>
<td>2.345</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>108</td>
<td>R32C46[2][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s1/F</td>
</tr>
<tr>
<td>3.229</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4362</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.511</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C43[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 22.361%; route: 1.131, 65.876%; tC2Q: 0.202, 11.763%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vdp_cx_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>vdp_cx_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>vdp_cx_9_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vdp_cx_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>vdp_cx_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>vdp_cx_8_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vdp_cx_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>vdp_cx_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>vdp_cx_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>vdp_cx_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>vdp_cx_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>vdp_cx_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_rd_prev_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_rd_prev_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_rd_prev_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/SDRAM_A_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/SDRAM_A_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_2_G[6]_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_2_G[6]_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue_port_addr_queue_RAMREG_2_G[6]_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.534</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.030</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_6000_9FFF/mem_2_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4362</td>
<td>a2bus_if.clk_logic</td>
<td>6.183</td>
<td>2.274</td>
</tr>
<tr>
<td>1464</td>
<td>a2bus_if.clk_pixel</td>
<td>12.552</td>
<td>2.442</td>
</tr>
<tr>
<td>935</td>
<td>n48_7</td>
<td>14.753</td>
<td>2.512</td>
</tr>
<tr>
<td>363</td>
<td>sdram_framebuffer/fifo_rd_ptr_r[7]</td>
<td>11.393</td>
<td>3.457</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>32.453</td>
<td>1.812</td>
</tr>
<tr>
<td>228</td>
<td>sdram_framebuffer/fifo_wr_ptr_r[0]</td>
<td>10.453</td>
<td>3.389</td>
</tr>
<tr>
<td>228</td>
<td>sdram_framebuffer/fifo_rd_ptr_r[0]</td>
<td>6.718</td>
<td>7.186</td>
</tr>
<tr>
<td>227</td>
<td>sdram_framebuffer/fifo_wr_ptr_r[1]</td>
<td>10.753</td>
<td>1.895</td>
</tr>
<tr>
<td>227</td>
<td>sdram_framebuffer/fifo_wr_ptr_r[2]</td>
<td>10.710</td>
<td>2.100</td>
</tr>
<tr>
<td>227</td>
<td>sdram_framebuffer/fifo_wr_ptr_r[3]</td>
<td>10.831</td>
<td>5.039</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R38C35</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_pins {clk_logic_inst/rpll_inst/CLKOUT}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_pins {clk_logic_inst/rpll_inst/CLKOUT}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_pins {clk_logic_inst/rpll_inst/CLKOUTD}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_pins {clk_logic_inst/rpll_inst/CLKOUTD}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_pins {clk_hdmi_inst/rpll_inst/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
