Simulation
==========

Simulators:

* :doc:`ghdl` (`repo <https://github.com/ghdl/ghdl>`__, `doc <https://ghdl.readthedocs.io/en/latest/>`__):
* :doc:`iverilog` (`repo <https://github.com/steveicarus/iverilog>`__, `doc <https://iverilog.fandom.com/wiki/User_Guide>`__):
* :doc:`verilator` (`repo <https://github.com/verilator/verilator>`__, `doc <https://www.veripool.org/wiki/verilator/Manual-verilator>`__):

Waveform viewers:

* :doc:`gtkwave` (`repo <https://github.com/gtkwave/gtkwave>`__, `doc <http://gtkwave.sourceforge.net/gtkwave.pdf>`__):

Testing/Verification frameworks/methodologies:

* :doc:`cocotb` (`repo <https://github.com/cocotb/cocotb>`__, `doc <https://docs.cocotb.org/en/stable/>`__): coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
* :doc:`osvvm` (`repo <https://github.com/OSVVM/OSVVM>`__, `doc <https://github.com/OSVVM/Documentation>`__): Utility Library - Open Source VHDL Verification Methodology - Verification Methodology
* :doc:`svunit` (`repo <https://github.com/tudortimi/svunit>`__, `doc <http://agilesoc.com/open-source-projects/svunit/svunit-user-guide/>`__): verification framework 
* :doc:`symbiyosys` (`repo <https://github.com/YosysHQ/SymbiYosys>`__, `doc <https://symbiyosys.readthedocs.io/en/latest/>`__): formal hardware verification
* :doc:`uvvm` (`repo <https://github.com/UVVM/UVVM>`__, `doc <https://github.com/UVVM/UVVM/blob/master/GETTING_STARTED.md>`__): Universal VHDL Verification Methodology
* :doc:`vunit` (`repo <https://github.com/VUnit/vunit>`__, `doc <http://vunit.github.io/>`__): VUnit is a unit testing framework for VHDL/SystemVerilog 

.. toctree::
   :maxdepth: 1
   :hidden:

   cocotb
   ghdl
   gtkwave
   iverilog
   osvvm
   svunit
   symbiyosys
   uvvm
   verilator
   vunit
