ISim log file
Running: /home/zjdxzn/lab14/MyClock/Top_sim2_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/zjdxzn/lab14/MyClock/Top_sim2_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/zjdxzn/lab13/SEGP2S/SEGP2S.v" Line 30.  For instance m7/m26/, width 16 of formal port num is not equal to width 64 of actual signal num.
WARNING: File "/home/zjdxzn/lab14/MyClock/Top.v" Line 32.  For instance uut/m7/, width 32 of formal port reg_num is not equal to width 24 of actual signal num.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 10.00us
# run 12.00us
